

CENG 3420

Computer Organization & Design



Lecture 04: Control Instruction

Bei Yu

CSE Department, CUHK

byu@cse.cuhk.edu.hk

(Textbook: Chapters 2.8 – 2.11)

2024 Spring




- ① Introduction
- ② Control Instructions
- ③ Accessing Procedures
- ④ Summary



Introduction



RISC-V fields are given names to make them easier to refer to



opcode 7-bits, opcode that specifies the operation

rs1 5-bits, register file address of the first source operand

rs2 5-bits, register file address of the second source operand

rd 5-bits, register file address of the result's destination


imm 12-bits / 20-bits, immediate number field

funct 3-bits / 10-bits, function code augmenting the opcode



Instruction Categories

- Load and Store instructions
- Bitwise instructions
- Arithmetic instructions
- Control transfer instructions
- Pseudo instructions



- Holds thirty-two 32-bit general purpose registers
- Two read ports
- One write port


Registers are

- **Faster** than main memory
 - But register files with more locations are slower
 - E.g., a 64 word file may be 50% slower than a 32 word file
 - Read/write port increase impacts speed quadratically
- **Easier** for a compiler to use
 - $(A*B) - (C*D) - (E*F)$ can do multiplies in any order vs. stack
- Can hold variables so that code density improves (since register are named with fewer bits than a memory location)



Table: Register names and descriptions

Register Names	ABI Names	Description
x0	zero	Hard-wired zero
x1	ra	Return address
x2	sp	Stack pointer
x3	gp	Global pointer
x4	tp	Thread pointer
x5	t0	Temporary / Alternate link register
x6-7	t1 - t2	Temporary register
x8	s0 / fp	Saved register / Frame pointer
x9	s1	Saved register
x10-11	a0-a1	Function argument / Return value registers
x12-17	a2-a7	Function argument registers
x18-27	s2-s11	Saved registers
x28-31	t3-t6	Temporary registers





Control Instructions



RISC-V conditional branch instructions:

```
bne s0, s1, Lbl    # go to Lbl if s0 != s1  
beq s0, s1, Lbl    # go to Lbl if s0 = s1
```

Example

```
if (i==j) h = i + j;  
  
bne s0, s1, Lbl1  
add s3, s0, s1  
Lbl1:  ...
```

- Instruction Format (**B** format)
- How is the branch destination address specified ?



```
1  .globl _start
2
3  .text
4  _start:
5      li a0, 1
6      li a1, 1
7      li t0, 20
8      li t1, 23
9      bne t0, t1, inst1
10     addi a0, a0, 1
11     beq t0, t1, inst2
12  inst1: addi a0, a0, 2
13     bne t0, zero, end
14  inst2: addi a0, a0, 3
15  end:  sub a0, a0, a1
```

RARS example: beq

- What is the final value of a0?



- We have `beq`, `bne`, but what about other kinds of branches (e.g., branch-if-less-than)?
- For this, we need yet another instruction, `slt`

Set on less than instruction:

```
slt t0, s0, s1    # if s0 < s1 then
                  # t0 = 1     else
                  # t0 = 0
```

- Instruction format (**R** format or **I** format)

Alternate versions of `slt`

```
slti t0, s0, 25  # if s0 < 25 then t0 = 1 ...
sltu t0, s0, s1  # if s0 < s1 then t0 = 1 ...
sltiu t0, s0, 25 # if s0 < 25 then t0 = 1 ...
```



```
1  .globl _start
2
3  .text
4  _start:
5      li a0, 1
6      li t0, 20
7      li t1, 23
8      slt a1, t0, t1
9      beq a0, a1, inst1
10     addi a0, a0, 2
11  inst1: addi a0, a0, 3
```

RARS example: slt

- What is the final value of a0?



Can use `slt`, `beq`, `bne`, and the fixed value of 0 in register `zero` to create other conditions

- less than: `blt s1, s2, Label`

```
slt  t0, s1, s2          # t0 set to 1 if
bne  t0, zero, Label    # s1 < s2
```

- less than or equal to: `ble s1, s2, Label`
- greater than: `bgt s1, s2, Label`
- great than or equal to: `bge s1, s2, Label`
- Such branches are included in the instruction set as **pseudo** instructions – recognized (and expanded) by the assembler



- Treating signed numbers as if they were unsigned gives a low cost way of checking if $0 \leq x < y$ (index out of bounds for arrays)

```
sltu t0, s1, t2      # t0 = 0 if  
                      # s1 > t2 (max)  
                      # or s1 < 0 (min)  
beq  t0, zero, IOOB # go to IOOB if  
                      # t0 = 0
```


- The key is that negative integers in two's complement look like large numbers in unsigned notation.
- Thus, an unsigned comparison of $x < y$ also checks if x is negative as well as if x is less than y .



- RISC-V also has an unconditional branch instruction or **jump** instruction:

```
jal zero, label           # go to label, label can be an  
                           immediate value
```

- Instruction Format (**J** Format)
- J is a pseudo instruction of unconditional `jal` and it will discard the return address (e.g., `j label`)





```
1  .globl _start
2
3  .text
4  _start:
5      li a0, 1
6      li t0, 20
7      jal ra, loop
8  loop:
9      addi a0, a0, 1
10     beq a0, t0, end
11     j loop # j is a pseudo instruction for jal
12  end:  addi a0, a0, 1
```

RARS example: jal

- What is the final value of a0?



EX-2: Branching Far Away

What if the branch destination is further away than can be captured in 12 bits? Re-write the following codes.

```
beq    s0, s1, L1
```



EX: Compiling a while Loop in C

```
while (save[i] == k) i += 1;
```

Assume that *i* and *k* correspond to registers *s3* and *s5* and the base of the array *save* is in *s6*.



EX: Compiling a while Loop in C

```
while (save[i] == k) i += 1;
```

Assume that *i* and *k* correspond to registers *s3* and *s5* and the base of the array *save* is in *s6*.

```
Loop: slli t1, s3, 2      # Temp reg t1 = s3 * 4
      add  t1, t1, s6     # t1 = address of save[i]
      lw   t0, 0(t1)     # Temp reg t0 = save[i]
      bne  t0, s5, Exit  # go to Exit if save[i] != k
      addi s3, s3, 1     # i = i + 1
      j    Loop        # j is a pseudo instruction for jal
                          # go to Loop

Exit:
```

Note: left shift *s3* to align word address, and later address is increased by 1



- 1 Main routine (**caller**) places parameters in a place where the procedure (**callee**) can access them
 - a0 – a7: for argument registers
- 2 **Caller** transfers control to the **callee**
- 3 **Callee** acquires the storage resources needed
- 4 **Callee** performs the desired task
- 5 **Callee** places the result value in a place where the **caller** can access it
 - s0–s11: 12 value registers for result values
- 6 **Callee** returns control to the **caller**
 - ra: one return address register to return to the point of origin



Accessing Procedures



We have learnt `jal`, now let's continue

- RISC-V procedure call instruction:

```
jal ra, label # jump and link,  
                # label can be an immediate value
```

- Saves PC + 4 in register `ra` to have a link to the next instruction for the procedure return
- Machine format (J format):
- Then can do procedure return with a

```
jalr x0, 0(ra) # return
```

- Instruction format (I format)



```
1  .globl _start
2
3  .text
4  _start:
5      li a0, 20
6      li a1, 23
7      # we call a function: add_two_numbers,
8      # and put the result in t1
9      jal ra, add_two_numbers
10     addi t1, a2, 0 # a2 = add_two_numbers(a0, a1)
11     j end
12
13 add_two_numbers:
14     mv a3, a0 # mv is a pseudo instruction for addi
15     mv a4, a1 # equal to "addi a4, a1, 0"
16     add a2, a3, a4
17     jalr zero, 0(ra)
18
19 end:
20     # we add t1 again
21     addi t1, t1, 1
```

RARS example: accessing a procedure with jal & jalr

- What is the final value of t1?



- For a procedure that computes the GCD of two values i (in t_0) and j (in t_1):
`gcd(i, j);`
- The caller puts the i and j (the parameters values) in a_0 and a_1 and issues a

```
jal ra, gcd      # jump to routine gcd
```

- The callee computes the GCD, puts the result in s_0 , and returns control to the caller using

```
gcd: . . .      # code to compute gcd  
     jalr x0, 0(ra)    # return
```



What if the callee needs to use **more registers** than allocated to argument and return values?


- Use a **stack**: a last-in-first-out queue
- One of the general registers, sp , is used to address the stack
- “grows” from high address to low address

- **push**: add data onto the stack, data on stack at new sp

$$sp = sp - 4$$


- **pop**: remove data from the stack, data from stack at sp

$$sp = sp + 4$$





- The segment of the stack containing a procedure's saved registers and local variables is its procedure frame (aka activation record)
- The frame pointer (fp) points to the first word of the frame of a procedure – providing a stable “base” register for the procedure
- fp is initialized using sp on a call and sp is restored using fp on a return






```
1  .globl _start
2
3  .text
4  _start:
5      li a0, 20
6      li a1, 23
7      # we call a function: add_two_numbers,
8      # and put the result in t1
9      jal ra, add_two_numbers
10     addi t1, a2, 0 # a2 = add_two_numbers(a0, a1)
11     j end
12
13 add_two_numbers:
14     addi sp, sp, -8 # we assign 8x4 bytes in the stack
15                    # stack: top (high address) -> bottom (low address)
16     sw a0, 4(sp) # we save arguments in the stack
17     sw a1, 0(sp)
18     add a2, a0, a1 # the a0 and a1 can be used directly since the
19                    # original values of a0 and a1 are saved in the stack
20     lw a0, 4(sp) # we restore arguments
21     lw a1, 0(sp)
22     addi sp, sp, 8 # NOTICE: we need to free the stack we have allocated!
23     jalr zero, 0(ra)
24
25 end:
26     # we add t1 again
27     addi t1, t1, 1
```

RARS example: allocating space on the stack

- What is the final value of t1?



- Static data segment for constants and other static variables (e.g., arrays)
- Dynamic data segment (aka heap) for structures that grow and shrink (e.g., linked lists)
- Allocate space on the heap with `malloc()` and free it with `free()` in C





EX-3: Compiling a C Leaf Procedure

Leaf procedures are ones that do not call other procedures. Give the RISC-V assembler code for the follows.

```
int leaf_ex (int g, int h, int i, int j)
{
    int f;
    f = (g+h) - (i+j);
    return f;
}
```

Solution:



EX-3: Compiling a C Leaf Procedure

Leaf procedures are ones that do not call other procedures. Give the RISC-V assembler code for the follows.

```
int leaf_ex (int g, int h, int i, int j)
{
    int f;
    f = (g+h) - (i+j);
    return f;
}
```

Solution:

Suppose g, h, i, and j are in a0, a1, a2, a3

```
leaf_ex:  addi    sp, sp, -8 # make stack room
          sw     t1, 4(sp) # save t1 on stack
          sw     t0, 0(sp) # save t0 on stack
          add    t0, a0, a1
          add    t1, a2, a3
          sub    s0, t0, t1
          lw    t0, 0(sp) # restore t0
          lw    t1, 4(sp) # restore t1
          addi   sp, sp, 8 # adjust stack ptr
          jalr   zero, 0(ra)
```



- Nested Procedure: call other procedures
- What happens to return addresses with nested procedures?

```
int rt_1 (int i)
{
    if (i == 0) return 0;
    else return rt_2(i-1);
}
```



```
caller: jal  rt_1
next:   . . .

rt_1:   bne  a0, zero, to_2
        add  s0, zero, zero
        jalr zero, 0(ra)
to_2:   addi a0, a0, -1
        jal  ra, rt_2
        jalr zero, 0(ra)

rt_2:   . . .
```

- On the call to `rt_1`, the return address (next in the caller routine) gets stored in `ra`.

Question:

What happens to the value in `ra` (when `a0 != 0`) when `to_2` makes a call to `rt_2`?



A procedure for calculating factorial

```
int fact (int n)
{
    if (n < 1) return 1;
    else return (n * fact (n-1));
}
```

- A recursive procedure (one that calls itself!)

fact (0) = 1

fact (1) = 1 * 1 = 1

fact (2) = 2 * 1 * 1 = 2

fact (3) = 3 * 2 * 1 * 1 = 6

fact (4) = 4 * 3 * 2 * 1 * 1 = 24

. . .

- Assume n is passed in a0; result returned in s0



```
fact:  addi  sp, sp, -8      # adjust stack pointer
       sw   ra, 4(sp)      # save return address
       sw   a0, 0(sp)      # save argument n
       slti t0, a0, 1      # test for n < 1
       beq  t0, zero, L1    # if n >= 1, go to L1
       addi s0, zero, 1     # else return 1 in s0
       addi sp, sp, 8      # adjust stack pointer
       jalr zero, 0(ra)     # return to caller
L1:    addi a0, a0, -1      # n >= 1, so decrement n
       jal  ra, fact       # call fact with (n-1)
                               # this is where fact returns
bk_f:  lw   a0, 0(sp)      # restore argument n
       lw   ra, 4(sp)      # restore return address
       addi sp, sp, 8      # adjust stack pointer
       mul  s0, a0, s0     # s0 = n * fact(n-1)
       jalr zero, 0(ra)   # return to caller
```

Note: bk_f is carried out when fact is returned.

Compiling a Recursive Procedure (cont.)



```
1 .globl _start
2 .text
3 _start: li a0, 20
4         li a1, 23
5         jal ra, func # we call a function: func
6                 # func implements (a0 x 2 + a1)
7                 # and put the result in t1
8         addi t1, a2, 0 # a2 = func(a0, a1)
9         j end
10 func:   addi sp, sp, -12
11         sw ra, 8(sp)
12         sw a0, 4(sp)
13         sw a1, 0(sp)
14         slli a0, a0, 1
15         jal ra, add_two_numbers # add_two_numbers implements (a0 + a1)
16         lw ra, 8(sp)
17         lw a0, 4(sp)
18         lw a1, 0(sp)
19         addi sp, sp, 12
20         jalr zero, 0(ra)
21 add_two_numbers: addi sp, sp, -8 # we assign 8x4 bytes in the stack
22                 # stack: top (high address) -> bottom (low address)
23         sw a0, 4(sp) # we save arguments in the stack
24         sw a1, 0(sp)
25         add a2, a0, a1 # the a0 and a1 can be used directly since the
26                 # original values of a0 and a1 are saved in the stack
27         lw a0, 4(sp) # we restore arguments
28         lw a1, 0(sp)
29         addi sp, sp, 8 # NOTICE: we need to free the stack we have allocated!
30         jalr zero, 0(ra)
31 end:
32         # we add t1 again
33         addi t1, t1, 1
```


RARS example: compiling a recursive procedure

- What is the final value of t1?



Summary

The C Code Translation Hierarchy





- Comparing performance for bubble (exchange) sort
- To sort 100,000 words with the array initialized to random values on a Pentium 4 with a 3.06 clock rate, a 533 MHz system bus, with 2 GB of DDR SDRAM, using Linux version 2.4.20

The un-optimized code has the best CPI¹, the O1 version has the lowest instruction count, but the O3 version is the fastest.


gcc opt	Relative performance	Clock cycles (M)	Instr count (M)	CPI
None	1.00	158,615	114,938	1.38
O1 (medium)	2.37	66,990	37,470	1.79
O2 (full)	2.38	66,521	39,993	1.66
O3 (proc mig)	2.41	65,747	44,993	1.46

¹CPI: clock cycles per instruction


Addressing Modes Illustrated



1. Immediate addressing




2. Register addressing



Registers

Register

3. Base addressing




Register



Memory



4. PC-relative addressing



PC



Memory

