International Symposium on Physical Design



FuILT: Full Chip ILT System With Boundary Healing

Shuo Yin¹, Wenqian Zhao¹, Li Xie², Hong Chen², Yuzhe Ma³, Tsung-Yi Ho¹, Bei Yu¹

¹Chinese University of Hong Kong

²Shenzhen GWX Technology Co., Ltd.

³Hong Kong University of Science and Technology (Guangzhou)







Outline

- 1 Motivation
- 2 FuILT: Full Chip ILT System
- 3 Experimental Results
- 4 Conclusion

Motivation

Inverse Lithography Technology

ILT

Inverse Lithography Technology (ILT) treats the mask as a pixel-wise image and optimizes the mask shape to compensate for optical diffraction in order to get a better print image.

ILT Algorithms:

- MOSAIC¹
- Neural-ILT²
- Levelset-GPU³

¹Jhih-Rong Gao et al. (2014). "MOSAIC: Mask Optimizing Solution With Process Window Aware Inverse Correction". In: *Proc. DAC*, 52:1–52:6.


²Bentian Jiang et al. (2020). "Neural-ILT: Migrating ILT to neural networks for mask printability and complexity co-optimization". In: *Proc. ICCAD*, pp. 1–9.

³Ziyang Yu et al. (2022). "A GPU-enabled level-set method for mask optimization". In: *IEEE TCAD* 42.2, pp. 594–605.

Problem Of Full Chip OPC

- Memory Limitation: The mask/target pixel image exceeds the capacity of main memory for storage.
- Computation Limitation: Simulation or optimization processes are computationally intensive.


Lithography defects:



Visualization of lithography defects after mask stitching.

Previous Works

The meshing partition strategy of DAC'22⁴, ASPDAC'23⁵, TCAD'23⁶.



However, the boundary error remains undiscussed.

⁶Guojin Chen et al. (2023). "DevelSet: Deep neural level set for instant mask optimization". In: *IEEE TCAD*.


⁴Haoyu Yang, Zongyi Li, et al. (2022). "Generic lithography modeling with dual-band optics-inspired neural networks". In: *Proc. DAC*, pp. 973–978.

⁵Haoyu Yang and Haoxing Ren (2023). "Enabling scalable AI computational lithography with physics-inspired models". In: *Proc. ASPDAC*, pp. 715–720.

FuILT: Full Chip ILT System

Full Chip ILT System

Full Chip ILT System:



Full-chip ILT system overall workflow

- Multi-level Partition: Macro-level meshing; Micro-level recursive partition
- **Distributed Optimization**: Server-Worker strategy; Multi-GPU pipeline
- Multi-level Stitching/Healing: Micro-level gradient fusion; Macro-level mask healing

Macro-level Partition

Macro-level Partition

On top of parallelism, macro-level partition will handle memory bound first by cutting the whole design layer into grids of large patches.

$$m^*, n^* = \underset{m,n}{\operatorname{argmin}} \sum_{i}^{m \times n} (H_{P_i} + W_{P_i}),$$
s.t.
$$\sum_{i}^{m} H_{P_i} < H_P + H'_{max}$$

$$\sum_{i}^{n} W_{P_i} < W_P + W'_{max},$$

$$Size(P_i) + Size(G_i) \leq MemSize.$$

$$(1)$$

9/23

 P_i represents the *i*-th patch and G_i denotes the gradient of *i*-th patch, H'_{max}/W'_{max} represent the max overlapping length, H_P/W_P and H_{P_i}/W_{P_i} denote height/width of the patch.

Micro-level Partition

Micro-level Partition

At the micro-level, we start handling each patch while considering the computational capability of GPUs.

We slice each large patch into four tiles and repeat recursively until each tile satisfies the mentioned GPU computation limits.


$$T_1, ..., T_4 = egin{bmatrix} T_{1[s_h \times s_w]} & T_{3[s_h \times s_w]} \ T_{2[s_h \times s_w]} & T_{4[s_h \times s_w]} \end{bmatrix}$$
 (2)

At each level, a tile is further sliced into " \boxplus " grid of four smaller tiles with overlapping rate R.

Distributed Optimization

Server: distribute the workload to each worker and gather the gradients from the workers.


Worker: workers are responsible for computing the tile gradient by adapting the one-time ILT forward and backward process.



Server-Worker strategy

Micro-level Stitching & Boundary Healing

Once we have the gradients $g_{1,...,4^{k^*}}$ of all small tiles $T_{1,...,4^{k^*}}$ partitioned from large patch P_i , we will fuse the gradient matrices back to a large gradient map $G_i^{(t)}$ in the iteration t.




Gradient fusion on the overlapping area.

Macro-level Stitching & Boundary Healing


After obtaining the masks of large patches with inner boundaries fixed, we also need to tackle the stitching boundary of these large patches.

Considering the huge patch size, we only apply a small healing box *M* on the boundary area to heal stitching errors.



Macro-level boundary healing strategy. The healing box is the ILT lithography area. We add a mask on the gradient $\frac{\partial L}{\partial M}$ during backward propagation. The dark blue area is 1 where the gradient is kept, and the light blue area is 0 where the gradient is neglected.

Macro-level Stitching & Boundary Healing



Visualization of healing effect. The left figure is the overlapping area without macro-level healing. The right figure is the same area after macro-level healing. This crop is from our Metal-1 layer result.

Experimental Results

Benchmark Details

The benchmark used in our experiments is from an actual GCD design which generated by OpenROAD⁷ in FreePDK45⁸ process design kit.

Table: Benchmark Details

Bench	#Polygons	Bounding Box $(nm \times nm)$	Total Area (nm²)	Average Degree		
Metal	5043	80528×80192	1675692925	5.8		
Via	5411	73696×68992	22861474	4.0		
Poly	1126	73696×68992	88904249	5.1		
Pimplant	1830	80528×80192	3892569599	4.0		

OpenROAD (n.d.). https://github.com/The-OpenROAD-Project/OpenROAD.

⁸FreePDK45 (n.d.). https://eda.ncsu.edu/freepdk/freepdk45/.


Result Comparison

Table: Comparisons of EPE, PVBand, L₂ Loss and Runtime

Bench	DAC'22 ⁹ w/o. Macro Boundary Healing					FuILT w/o. Macro Boundary Healing					FuILT w. Macro Boundary Healing				
	#EPE	PVB (nm ²)	$L_2 (nm^2)$	RT (s)	S(×10 ⁷)	#EPE	PVB (nm ²)	$L_2 (nm^2)$	RT (s)	S(×10 ⁷)	#EPE	PVB (nm ²)	$L_2 (nm^2)$	RT (s)	S(×10 ⁷)
Metal-1	24668	120961048	224397927	2956	83.16	1243	66938717	158733917	3179	43.27	1221	66810974	154685729	4563	42.80
Via	127	6520380	9851354	1827	3.66	10	6445143	7931745	1902	3.38	10	6432513	7815421	2741	3.36
Poly	164	40238769	43742084	1831	20.55	59	32249748	31708247	1936	16.10	53	32055284	30297295	2836	15.88
Pimplant	4885	76507491	58102567	2837	38.86	1674	76389450	56955213	3174	37.09	1668	76310462	56664328	4475	37.03
Total	29844	244227688	336093932	9451	146.23	2986	182023058	255329122	10191	99.84	2952	181609233	249462773	14615	99.07
Ratio	9.99	1.34	1.31	1.00	1.46	1.00	1.00	1.00	1.08	1.00	0.98	0.99	0.97	1.54	0.99

⁹Haoyu Yang, Zongyi Li, et al. (2022). "Generic lithography modeling with dual-band optics-inspired neural networks". In: *Proc. DAC*, pp. 973–978.

Runtime Breakdown




(a) Speed-up visualization with the multi-GPU mechanism.

(b) Time breakdown of complete flow.


Time consumption analysis of Full Chip ILT System.

Visualization Result



Visualization of printed on-wafer image: large scale patterns and local boundary error areas.

Visualization Result



Visualization of the Via layer printed image. The figure compares via optimization result with the target image.

Conclusion

Conclusion

Main techniques:

- Recursively layout partitioning & Gradient stitching
- Distributed Optimization with pipeline
- Incremental re-optimization using healing boxes.

Main Contributions:

- ① Solve the boundary stitching error in full-chip ILT.
- Show the full-chip ILT result in a metal layer.
- 3 Present gradient stitching instead of mask stitching.

THANK YOU!