

SoC-Tuner: An Importance-guided Exploration Framework for DNN-targeting SoC Design

Shixin Chen, Su Zheng, Chen Bai, Wenqian Zhao,
Shuo Yin, Yang Bai, Bei Yu

Department of Computer Science and Engineering,
The Chinese University of Hong Kong

Jan. 23, 2024



- ① Problem Formulation
- ② SoC-Tuner
- ③ Experiments & Analysis
- ④ Conclusion

Introduction




Fig.2 Various Applications using DNNs

- Deep Neural Networks (DNNs) show excellent capability in various applications, *e.g.*, in autonomous vehicle
 - Objects Detection
 - Motion Prediction
 - Routine Planning
- DNNs' capability comes with massive computation.
- Deployment devices are important to boost performance.



(a) CPU (Intel Xeon)



(b) FPGA (Xilinx U280)



(c) GPU (Nvidia 3090)



(d) SoC (Google TPU v4)

- **CPU:** Inefficient for parallel computation
- **FPGA:** Flexible, expensive
- **GPU:** Expensive, not suitable for edge scenarios
- **ASIC:** Low cost, suitable for edge device

Designing ASICs can bring more commercial benefits.

Fig.2 Deployment Devices for DNNs

DNNs Accelerators

Lots of accelerators are proposed to accelerate the computation of DNNs.


- Eyeriss¹
- FlexFlow²
- MAGNet³

¹Yu-Hsin Chen, Joel Emer, and Vivienne Sze (2016). “Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks”. In: *ACM SIGARCH computer architecture news* 44.3, pp. 367–379.

²Wenyan Lu et al. (2017). “Flexflow: A flexible dataflow accelerator architecture for convolutional neural networks”. In: *2017 IEEE International Symposium on High Performance Computer Architecture (HPCA)*. IEEE, pp. 553–564.

³Rangharajan Venkatesan et al. (2019). “Magnet: A modular accelerator generator for neural networks”. In: *Proc. ICCAD*. IEEE, pp. 1–8.


Introduction: SoC containing DNN Accelerator




Designing Challenges:

- Previous works mainly focus on the accelerator, ignoring the complicated interactions between modules.
- Inaccurate analytical models and simplified simulation tools may mislead design direction.
- Huge design space from component parameters makes it necessary to design efficient exploration strategy.

Fig.3 An SoC Architecture Containing a DNN Accelerator



(a) RTL-Simulation vs Analytical Model



(b) Inference Latency Ratio

Fig.4 The huge gaps between a simplified simulation⁴ and RTL simulation⁵ of Resnet50 inference latency.

⁴Ananda Samajdar et al. (2018). "SCALE-Sim: Systolic CNN accelerator simulator". In: *arXiv preprint*.

⁵Wilson Snyder (2004). "Verilator and systemperl". In: *North American SystemC Users' Group, Design Automation Conference*.

Table: Selected Design Space Parameters from the SoC

Modules	Components	Descriptions	Candidate Values
CPU & L2 Cache	HostCore	Various Host CPU core	core1, core2, core3
	L2Bank	Entries of L2 cache banks	1, 2, 4
	L2Way	Entries of L2 cache way	4, 8, 16
	L2Capa	Capacity of each L2 cache bank	128, 256, 512
Systolic Array	Tilerow/col	Dimension of the tile in mesh	1, 2, 4, 8
	Meshrow/col	Dimension of the mesh in systolic array	8, 16, 32, 64
	Dataflow	Dataflow mode of systolic array	WS, OS, BOTH
	InputType	Bit width of input datatype	8, 16, 32
	AccType	Bit width of accumulator datatype	8, 16, 32
Accelerator Memory	OutType	Bit width of output datatype	8, 20, 32
	SpBank	Banks of scratchpad memory	4, 8, 16, 32
	SpCapa	Entries of each scratchpad bank	64, 128, 256, 512
	AccBank	Banks of accumulator memory	1, 2, 4, 8
Accelerator Controller	AccCapa	Entries of each accumulator bank	64, 128, 256, 512
	LdQueue	Entries of the <code>Load</code> instruction queue	2, 4, 8, 16
	StQueue	Entries of the <code>Store</code> instruction queue	2, 4, 8, 16
	ExQueue	Entries of the <code>Execute</code> instruction queue	2, 4, 8, 16
	LdRes	Entries of the <code>Load</code> instruction in ROB	2, 4, 8, 16
	StRes	Entries of the <code>Store</code> instruction in ROB	2, 4, 8, 16
Communication	ExRes	Entries of the <code>Execute</code> instruction in ROB	2, 4, 8, 16
	MemReq	Number of memory requests in-flight	16, 32, 64
	DMABus	Width of DMA bus	32, 64, 128
	DMABytes	Number of bytes in DMA bus	32, 64, 128
	TLBSize	Size of TLB page	4, 8, 16

Problem Formulation

Notation

- \mathbf{x} : a combination of feature parameters is denoted as a design point of SoC
- \mathcal{X} : all design points make up the entire design space
- $\mathbf{y} = \mathbb{F}(\mathbf{x}) = \{f_1(\mathbf{x}), \dots, f_m(\mathbf{x})\}$: evaluation metrics reported by VLSI tools, like chip area, power consumption, and latency of DNNs computation.

SoC Design Problem

Given \mathcal{X} , the SoC design problem is to find optimal \mathbf{x} that minimizes chip area and power consumption constraints, and latency of DNNs computation.

Pareto Optimal Set

For an optimization problem, an objective $\mathbf{y} = \mathbb{F}(\mathbf{x})$, an n -dimensional vector, is said to be dominated by $\mathbf{y}' = \mathbb{F}(\mathbf{x}')$ if

$$\begin{aligned} \forall i \in [1, n], \mathbb{F}_i(\mathbf{x}) &\leq \mathbb{F}_i(\mathbf{x}'); \\ \exists j \in [1, n], \mathbb{F}_j(\mathbf{x}) &< \mathbb{F}_j(\mathbf{x}'). \end{aligned} \tag{1}$$

In this way, we denote $\mathbf{x}' \succcurlyeq \mathbf{x}$. A set of design points that are not dominated by any other points form the *Pareto optimal set*. In the Pareto optimal set, a design point can not be optimized without sacrificing other objectives.

SoC Design Space Exploration

We define the SoC design space exploration as to find a subset $\mathcal{X}^* \in \mathcal{X}$, whose corresponding metrics \mathcal{Y}^* form the Pareto optimal set. Hence,
 $\mathcal{Y}^* = \{\mathbf{y}' | \mathbf{y}' \not\prec \mathbf{y}, \forall \mathbf{y} \in \mathcal{Y}\}, \mathcal{X}^* = \{\mathbf{x} | \mathbb{F}(\mathbf{x}) \in \mathcal{Y}^*, \forall \mathbf{x} \in \mathcal{X}\}$




Fig.5 Toy Example of Pareto Optimal Set

SoC-Tuner




Fig.6 The overall flow of the proposed SoC-Explorer framework

SoC Design Space Construction

- Instead of using analytical models or simplified simulation tools, our exploration goal is to find actual RTL-level SoC design.
- Chipyard⁶ is an open-source SoC generation framework written in Chisel language, which can generate RTL-level design that can be fabricated.
- We use Python to implement a Chisel Generation Tool, which can automatically take in design points and generate Chisel-based SoC design.




Fig.7 SoC Design Space Construction

⁶Alon Amid et al. (2020). "Chipyard: Integrated design, simulation, and implementation framework for custom SoCs". In: *IEEE Micro* 40.4, pp. 10–21.

VLSI-Flow

Through VLSI tools, we can get accurate metrics to guide the design of SoC.




Fig.8 VLSI Flow to Get Metrics of SoC

Backbone of SoC-Tuner

- Space Pruning: ICD Algorithm
- Efficient Sampling: SoC-Init Algorithm
- Exploration Optimization: Information-guided Bayesian Algorithm




Fig.9 Backbone of SoC-Tuner

- The more important feature will have more influence on the metrics of the SoC.
- We use the Inter-Cluster Distance (ICD) to analyze parameter importance.

$$v_i = \frac{\sum_{p,q} \|m_p, m_q\|_2}{C_2^{|M|}}, p, q \in \{1, 2, \dots, t_i\}, \quad (2)$$

Algorithm 1 ICD (\mathcal{X}, n)

Input: (\mathcal{X}, n), where \mathcal{X} is the whole design space, n is the trial times of importance analysis. In a d_x -dimension design point $\mathbf{x} = \{x_1, x_2, \dots, x_{d_x}\} \in \mathcal{X}$, each feature $x_i, i \in \{1, \dots, d_x\}$ has t_i design candidates. And d_y is the dimension of the metrics $\mathbf{y} \in \mathcal{Y}$.

Output: The feature importance value factor \mathbf{v} .

```

1:  $\mathcal{Y}' = \text{VLSIFlow}(\text{Sample}(\mathcal{X}, n));$ 
2:  $\mathbf{v} = \emptyset, M = \emptyset;$ 
3: for  $i \in \{1, 2, \dots, d_x\}$  do
4:    $\{\mathcal{Y}'_1, \dots, \mathcal{Y}'_{t_i}\} \leftarrow \mathcal{Y}';$   $\triangleright$  clusters based on  $t_i$  candidates of  $x_i$ .
5:   for  $j \in \{1, 2, \dots, t_i\}$  do
6:      $m_j = \text{mean}(\mathcal{Y}'_j);$   $\triangleright$  average vector of  $\mathcal{Y}'_j$ .
7:      $M = M \cup \{m_j\};$ 
8:   end for
9:    $v_i = \frac{\sum_{p,q} \|m_p, m_q\|_2}{C_2^{|M|}}, p, q \in \{1, \dots, t_i\};$ 
10:   $\mathbf{v} = \mathbf{v} \cup \{v_i\};$ 
11: end for
12:  $\mathbf{v} = \text{normalize}(\mathbf{v});$ 
13: return  $\mathbf{v};$ 

```

Pruning Space

We utilize ICD results to prune the design space as follows

$$\text{if } \mathbf{v}_i < \mathbf{v}_{\text{threshold}}, \quad (3)$$

$$\text{then } \forall \mathbf{x} \in \mathcal{X}, \mathbf{x}_i = \text{medium}(\{\mathbf{x}_i^1, \dots, \mathbf{x}_i^j\}), \quad (4)$$




Fig.10 Importance Analysis Given by ICD Algorithm

ICD Space

We utilize ICD results to transform the original space into ICD space, where similar design points will move closer and different design points will move further.

$$\mathcal{X}' = \{\mathbf{v} \odot \mathbf{x}, \forall \mathbf{x} \in \mathcal{X}\}, \quad (5)$$




Fig.11 A toy example with 2 features shows the transformation from the original space to the ICD space.

- We adapt TED (Yu, Bi, and Tresp (2006)) method into the SoC design problem and form the SoC-Init Algorithm.
- SoC-Init algorithm will sample the most representative design points that scatter in the whole design space base on features.

Algorithm 2 SoC-Init($\mathcal{X}, u, b, \mathbf{v}, v_{th}$)

Input: ($\mathcal{X}, u, b, \mathbf{v}, v_{th}$), where \mathcal{X} is the un-sampled design space, μ is the normalization coefficient, b is the number of configurations we will sample, \mathbf{v} is the ICD feature vector from Algorithm 1.

Output: \mathcal{Z} , the sampled set with $|\mathcal{Z}| = b$.

- 1: $\mathcal{Z} = \emptyset$; if $v_i < v_{th}$, then $\forall \mathbf{x} \in \mathcal{X}, \mathbf{x}_i = \text{medium}(\{\mathbf{x}_i^1, \dots, \mathbf{x}_i^b\})$;
 - 2: $\mathcal{X}' = \{\mathbf{v} \odot \mathbf{x}, \forall \mathbf{x} \in \mathcal{X}\}$;
 - 3: $\mathbf{K} = \{\Phi(\mathbf{x}'_i, \mathbf{x}'_j) | \mathbf{x}'_i, \mathbf{x}'_j \in \mathcal{X}'\}$; $\triangleright \Phi(\cdot)$ is Euclidean distance.
 - 4: **for** $i \in \{1, 2, \dots, b\}$ **do**
 - 5: $\mathbf{z} = \text{argmax}_{\mathbf{x}' \in \mathcal{X}'} \frac{\|\mathbf{K}_{\mathbf{x}'}\|^2}{\Phi(\mathbf{x}', \mathbf{x}') + \mu}$; $\triangleright \mathbf{K}_{\mathbf{x}'}$ and $\Phi(\mathbf{x}', \mathbf{x}')$ are \mathbf{x}' 's corresponding column and diagonal entry in \mathbf{K} .
 - 6: $\mathcal{Z} = \mathcal{Z} \cup \{\mathbf{z}\}$;
 - 7: $\mathbf{K} = \mathbf{K} - \frac{\mathbf{K}_{\mathbf{z}} \mathbf{K}_{\mathbf{z}}^T}{\Phi(\mathbf{z}, \mathbf{z}) + \mu}$;
 - 8: **end for**
 - 9: **return** \mathcal{Z} ;
-

Bayesian Optimization

- Since getting SoC metrics is very time-consuming, we build a surrogate model to get metrics quickly.
- After evaluating the selected design point, the surrogate model is updated and choose the next design point that contributes most to design exploration.
- Target: Get the optimal or near-optimal SoC design in fewer exploration rounds.

Gaussian Process

$$\mathbb{F} = [f(\mathbf{x}'_1), f(\mathbf{x}'_2), \dots, f(\mathbf{x}'_n)]^T \sim \mathcal{N}(\boldsymbol{\mu}, \mathbf{K}_{\mathcal{X}'\mathcal{X}'|\boldsymbol{\theta}}), \quad (6)$$

where $\mathbf{K}_{\mathcal{X}'\mathcal{X}'|\boldsymbol{\theta}}$ is the intra-covariance matrix among all feature vectors and can be computed via $[\mathbf{K}_{\mathcal{X}'\mathcal{X}'|\boldsymbol{\theta}}]_{ij} = k_{\boldsymbol{\theta}}(\mathbf{x}'_i, \mathbf{x}'_j)$, and Gaussian noise $\mathcal{N}(f(\mathbf{x}'), \sigma_{\epsilon}^2)$ is to model uncertainties of GP models.

Bayesian Models

Given a newly sampled feature vector \mathbf{x}'_* , the predictive joint distribution f_* based on \mathbf{y} can be calculated according to Equation 7.

$$f_*|\mathbf{y} \sim \mathcal{N}\left(\begin{bmatrix} \boldsymbol{\mu} \\ \mu_* \end{bmatrix}, \begin{bmatrix} \mathbf{K}_{\mathcal{X}'\mathcal{X}'|\boldsymbol{\theta}} + \sigma_{\epsilon}^2 \mathbf{I} & \mathbf{K}_{\mathcal{X}'\mathbf{x}'_*|\boldsymbol{\theta}} \\ \mathbf{K}_{\mathbf{x}'_*\mathcal{X}'|\boldsymbol{\theta}} & k_{\mathbf{x}'_*\mathbf{x}'_*|\boldsymbol{\theta}} \end{bmatrix}\right). \quad (7)$$

We attempt to maximize the information gained about the Pareto optimal set \mathcal{Y}^* . The information gain-based acquisition function $I(\mathbf{x}')$ can be expressed as with entropy $H(\cdot)$, We use

$$I(\mathbf{x}') = I(\{\mathbf{x}', \mathbf{y}\}, \mathcal{Y}^* | \mathcal{X}') \quad (8)$$

$$= H(\mathcal{Y}^* | \mathcal{X}') - \mathbb{E}_{\mathbf{y}}[H(\mathcal{Y}^* | \mathcal{X}' \cup \{\mathbf{x}', \mathbf{y}\})]. \quad (9)$$

$$\mathbf{x}^* = \operatorname{argmin}_{\mathbf{x}'} I(\mathbf{x}') \quad (10)$$

To conclude, we can define **SoC-Tuner Algorithm** as the overall BO algorithm of SoC-Tuner:

$$\mathbf{x}^* \leftarrow \mathbf{SoC-Tuner}(\mathcal{X}', \mathcal{Y}^*, \theta), \quad (11)$$

Algorithm 3 SoC-Tuner($\mathcal{X}, T, n, u, b, v_{th}$)

Input: \mathcal{X} is the unsampled SoC design space, T is the maximal iteration number of BO, n is the trail times of importance analysis, μ is the normalization coefficient, b is the number of samples for initialization.

Output: The Pareto optimal set \mathcal{X}^* and corresponding \mathcal{Y}^* .

- 1: $\mathbf{v} = \text{ICD}(\mathcal{X}, n)$; ▷ Algorithm 1.
 - 2: $\mathcal{Z} = \text{SoC-Init}(\mathcal{X}, \mu, b, \mathbf{v}, v_{th})$; ▷ Algorithm 2.
 - 3: $\mathcal{X}' = \{\mathbf{v} \odot \mathbf{x}, \forall \mathbf{x} \in \mathcal{X}\}$;
 - 4: $\mathbf{y} \leftarrow \text{VLSIFlow}(\mathcal{Z})$;
 - 5: **for** $i \in \{1, 2, \dots, T\}$ **do**
 - 6: Construct the Pareto optimal set \mathcal{Y}^* from \mathbf{y} ;
 - 7: $\mathbf{x}^* \leftarrow \text{IMOO}(\mathcal{X}', \mathcal{Y}^*, \theta)$; ▷ Equation (11).
 - 8: $\mathcal{Z} = \mathcal{Z} \cup \{\mathbf{x}^*\}$, $\mathbf{y} = \mathbf{y} \cup \{\text{VLSIFlow}(\mathbf{x}^*)\}$;
 - 9: θ is optimized via gradient descent method;
 - 10: **end for**
 - 11: Construct Pareto optimal set \mathcal{Y}^* from \mathcal{Z} , and restore the corresponding \mathcal{X}^* from the ICD space;
 - 12: **return** \mathcal{X}^*
-

Experiment

Experiment Setting



In the setting of SoC-Tuner, we set $n = 30$ for the ICD algorithm, $v_{th} = 0.12$ for pruning design space, $u = 0.1$ and $b = 20$ for SOC-Init algorithm, $T = 120$ for SoC-Tuner.

Baselines

- XGboost
- Support Vector Regression (SVR)
- Random Forest (RF)
- ICCAD'21⁷
- HPCA'07⁸

⁷Chen Bai et al. (2021). “BOOM-Explorer: RISC-V BOOM Microarchitecture Design Space Exploration Framework”. In: *Proc. ICCAD*, pp. 1–9. DOI: [10.1109/ICCAD51958.2021.9643455](https://doi.org/10.1109/ICCAD51958.2021.9643455).

⁸Benjamin C Lee and David M Brooks (2007). “Illustrative design space studies with microarchitectural regression models”. In: *Proc. HPCA*. IEEE, pp. 340–351.



(a) The learned Pareto optimal set (inference latency *v.s.* chip area)

(b) The learned Pareto optimal set (inference latency *v.s.* power consumption)

Fig.13 The Pareto optimality set given by SoC-Tuner (ResNet50)

ADRS

$$ADRS(\Gamma, \Omega) = \frac{1}{|\Gamma|} \sum_{\gamma \in \Gamma, \omega \in \Omega} \min f(\gamma, \omega), \quad (12)$$

where f is the Euclidean distance function. Γ is the real Pareto optimality set and Ω is the learned Pareto optimality set.




Fig.14 The ADRS curves of different exploration methods




Fig.15 The inference cycles of the optimal SoC designs given by various methods

Table: The optimal SoC design explored by SoC-Tuner

Components	Values	Components	Values
HostCore	core1	AccBank	8
L2Bank	1	AccCapa	128
L2Way	8	LdQueue	4
L2Capa	512	StQueue	8
Tilerow/col	4	ExQueue	8
Meshrow/col	8	LdRes	8
Dataflow	OS	StRes	8
InputType	8	ExRes	8
AccType	16	MemReq	16
OutType	20	DMABus	64
SpBank	8	DMABytes	128
SpCapa	256	TLBSize	4




Fig.16 The area breakdown of the optimal SoC

Conclusion

Why SoC-Tuner Effective?

- Space Pruning: ICD Algorithm
- Efficient Sampling: SoC-Init Algorithm
- Exploration Optimization: Information-guided Bayesian Algorithm

- We thoroughly consider various SoC components that influence DNN computations and construct a huge design space to avoid insufficient evaluation of overall DNN inference.
- We employ actual very-large-scale-integration (VLSI) flow to evaluate multiple metrics, which achieves more accurate modeling of SoC than simplified analytical tools.
- We propose an importance-based analysis to prune the design space, a sampling algorithm to select the most representative initialization points, and an information-guided multi-objective optimization method to balance multiple design metrics of SoC design.
- Experimental results demonstrated the efficiency and effectiveness of our framework on various benchmarks compared to some state-of-the-art methods.

Q & A

THANK YOU!