



香港中文大學  
The Chinese University of Hong Kong

# CENG3420

## Lab 3-3: RISC-V Litter Computer (RISC-V LC)

Chen BAI

Department of Computer Science & Engineering

Chinese University of Hong Kong

[cbai@cse.cuhk.edu.hk](mailto:cbai@cse.cuhk.edu.hk)


Spring 2022

- ① Introduction
- ② Details
- ③ Implementations
- ④ Lab 3-3 Assignment

# Introduction


# Introduction

## RISC-V LC




# Introduction

## Control Signal Selection Logic



# Introduction

## RISC-V LC Finite State Machine



# Details


	IRD	J6 → J0	LD_PC	LD_MAR	.....	WE	DATASIZE	RESET
State 0	1	00000001	11100001	00000000	00000000	00000000	00000000	00000000
State 1	2	00000000	xxxx	00000000	00000000	00000000	xxxx	0000
State 2	3	0xxxxxx	0001	00000000	00000000	00000000	00000000	1010
	4	00000010	0100	00010000	10001001	00001000	010000	
⋮	5	00000000	0000	00000000	00000000	00000000	00000000	
	6	00000111	0010	00010000	10000000	00000000	00000000	
	7	00000000	0000	01000100	00000000	00000000	00000000	
	8	10000000	0000	00000000	00000000	00000000	00000000	
	9	00000000	0000	00000000	00000000	00000000	00000000	
State 11	10	00000000	0000	00000000	00000000	00000000	00000000	

Micro-ops specifications



# Details


## The Data Structure Organization in Memory



Source codes ↔ Machine codes ↔ Organization in memory

# Details

## Little Endian One-Byte Addressed Memory



RISCV-LC adopts little endian one-byte addressed memory.

add a4, a2, a0


- PC → BUS
  - In state 0, GatePC is asserted.
- BUS → MAR
  - In state 0, LD\_MAR is asserted.
- PC +4 → PC
  - In state 0, PCMUX is deasserted, and LD\_PC is asserted.
- Memory[MAR] → MDR
  - In state 1, the step will take MEM\_CYCLES clocks.)
  - J0, LD\_MDR, MIO\_EN are asserted.
- MDR → BUS
  - In state 5, J2, J1, J0 are asserted, GateMDR is asserted.
- BUS → IR
  - In state 5, LD\_IR is asserted.

- Generate control signals according to IR[6:0]
  - In state 7, IRD is asserted.
- R-type addition:  $a2 + a0$ 
  - In state 51, J6 ~ J0 are deasserted, RS2En, RS1En are asserted.
- R-type addition: results write back to a4
  - In state 51, LD\_REG, GateALUSHF are asserted.
- Go back to state 0

# Implementations

# Implementations

## Repo. Organization



# Implementations I

## Operations in One Clock Cycle

```
/*
 * execute a cycle
 */
void cycle() {
    /*
     * core steps
     */
    eval_micro_sequencer();
    cycle_memory();
    eval_bus_drivers();
    drive_bus();
    latch_datapath_values();

    CURRENT_LATCHES = NEXT_LATCHES;

    CYCLE_COUNT++;
}
```

```
value_of_GatePC = 0;  
value_of_GateMAR = 0;  
value_of_GateMDR = 0;  
value_of_GateALUSHF = 0;  
value_of_GateRS2 = 0;
```



# Implementations I

## Three Intermediate Values for Data Path

```
int value_of_MARMUX = 0,  
value_of_alu,  
value_of_shift_function_unit = 0;
```

# Implementations I

## Implementation of `value_of_MARMUX`

```
value_of_MARMUX = addr2_mux(  
    get_ADDR2MUX(CURRENT_LATCHES.MICROINSTRUCTION),  
    0,  
    sext_unit(mask_val(CURRENT_LATCHES.IR, 31, 20), 12),  
    sext_unit(  
        s_format_imm_gen_unit(  
            mask_val(CURRENT_LATCHES.IR, 11, 7),  
            mask_val(CURRENT_LATCHES.IR, 31, 25)  
        ),  
        12  
    ),  
    sext_unit(  
        j_format_imm_gen_unit(  
            mask_val(CURRENT_LATCHES.IR, 31, 31),  
            mask_val(CURRENT_LATCHES.IR, 30, 21),  
            mask_val(CURRENT_LATCHES.IR, 20, 20),  
            mask_val(CURRENT_LATCHES.IR, 19, 12)  
        ),  
        20  
    )  
)
```

# Implementations II

## Implementation of `value_of_MARMUX`

```
    )
) + addr1_mux(
  get_ADDR1MUX(CURRENT_LATCHES.MICROINSTRUCTION),
  0,
  CURRENT_LATCHES.PC,
  rs1_en(
    get_RS1En(CURRENT_LATCHES.MICROINSTRUCTION),
    0,
    CURRENT_LATCHES.REGS[mask_val(CURRENT_LATCHES.IR, 19,
    15)]
  ),
  sext_unit(
    b_format_imm_gen_unit(
      mask_val(CURRENT_LATCHES.IR, 7, 7),
      mask_val(CURRENT_LATCHES.IR, 11, 8),
      mask_val(CURRENT_LATCHES.IR, 30, 25),
      mask_val(CURRENT_LATCHES.IR, 31, 31)
    ),
    12
```

```
);
```

# Implementations I

## Implementation of `value_of_alu`

```
value_of_alu = alu(  
    mask_val(CURRENT_LATCHES.IR, 14, 12),  
    mask_val(CURRENT_LATCHES.IR, 31, 25),  
    rs1_en(  
        get_RS1En(CURRENT_LATCHES.MICROINSTRUCTION),  
        0,  
        CURRENT_LATCHES.REGS[mask_val(CURRENT_LATCHES.IR, 19,  
            15)]  
    ),  
    rs2_mux(  
        get_RS2MUX(CURRENT_LATCHES.MICROINSTRUCTION),  
        rs2_en(  
            get_RS2En(CURRENT_LATCHES.MICROINSTRUCTION),  
            0,  
            CURRENT_LATCHES.REGS[mask_val(CURRENT_LATCHES.IR,  
                24, 20)]  
        ),  
        sext_unit(mask_val(CURRENT_LATCHES.IR, 31, 20), 12)  
    )  
)
```

```
);
```

# Implementations I

## Intermidate Variables for Bus Drivers

```
int _GateMAR = get_GateMAR (CURRENT_LATCHES.MICROINSTRUCTION) ;  
int _GateALUSHF = get_GateALUSHF (CURRENT_LATCHES.  
MICROINSTRUCTION) ;  
int _GatePC = get_GatePC (CURRENT_LATCHES.MICROINSTRUCTION) ;  
int _GateRS2 = get_GateRS2 (CURRENT_LATCHES.MICROINSTRUCTION) ;  
int _GateMDR = get_GateMDR (CURRENT_LATCHES.MICROINSTRUCTION) ;
```

```
switch ((_GateMDR << 4) + (_GateRS2 << 3) + (_GatePC << 2) + (_GateALUSHF << 1) + (_GateMAR)) {  
    case 0:  
        BUS = 0;  
        break;  
    case 1:  
        error("Lab3-3_assignment:_when_value_=1,_BUS_=?;\n")  
        ;  
    case 2:  
        error("Lab3-3_assignment:_when_value_=1,_BUS_=?;\n")  
        ;  
    case 4:  
        error("Lab3-3_assignment:_when_value_=1,_BUS_=?;\n")  
        ;  
    case 8:  
        error("Lab3-3_assignment:_when_value_=1,_BUS_=?;\n")  
        ;  
    case 16:
```



```
        error("Lab3-3_assignment:_when_value_=1,_BUS_=?"\n")
        ;
default:
    BUS = 0;
    warn("unknown_gate_drivers_for_BUS\n");
}
```

# Lab 3-3 Assignment

## Get Latest Updates of the Lab

- Click <https://github.com/baichen318>.
- Follow my GitHub account.  
**Follow me through GitHub, so that you can see any latest updates of the lab!**

The screenshot shows the GitHub profile page for user **Chen BAI** (username: `baichen318`). The profile picture is a circular image of a large, green, bowl-shaped structure. The user's bio is "The Chinese University of Hong Kong" with a link to `https://baichen318.github.io/`. The "Follow" button is circled in red. The page displays several public repositories:

- FreePDK45**: This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology. (HTML, 5 stars)
- vim.config**: My own custom configurations for the Vim editor. (Vim script, 3 stars)
- Raspberry-Pi-SmartCar**: A smart car controlled by Raspberry Pi, can recognize images through TensorFlow. (Python, 1 star)
- tvm**: Forked from apache/tvm. Open deep learning compiler stack for cpu, gpu and specialized accelerators. (Python, 3 stars, 1 fork)
- chipyard**: Forked from ucbl-ib/chipyard. An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more. (C, 2 stars)
- onnx\_tool**: A general tool for ONNX models. (Python, 1 star)

At the bottom, there is a "20 contributions in the last year" calendar grid showing activity from February to February.

### Get RISC-V LC

- `$ git clone https://github.com/baichen318/ceng3420.git`
- `$ cd ceng3420`
- `$ git checkout lab3.3`

### Compile (Linux/MacOS environment is suggested)

- `$ make`

### Run the RISC-V LC

- `$ ./riscv-lc <uop> <*.bin> # RISC-V LC can execute successfully if you have implemented it.`

In **riscv-lc.c**,

- Finish `eval_bus_drivers`
- Finish `drive_bus`

These unimplemented codes are commented with [Lab3-3 assignment](#).

### Benchmarks

Verify your codes with these benchmarks (inside the `benchmarks` directory)

- `isa.bin`
- `count10.bin`
- `swap.bin`

### Verification

- `isa.bin` → `a3 = -18/0xffffffff` and `MEMORY[0x84 + 16] = 0xffffffff`
- `count10.bin` → `t2 = 55/0x00000037`
- `swap.bin` → `NUM1` changes from `0xabcd` to `0x1234` and `NUM2` changes from `0x1234` to `0xabcd`

### Submission Method:

Submit a zip file into **Blackboard**. The zip file includes

- Your implementations, *i.e.*, three riscv-lc.c source codes for three parts of Lab 3. The sources should be renamed to `name-sid-lab3-1.c`, `name-sid-lab3-2.c`, and `name-sid-lab3-3.c`, respectively (*e.g.*, `zhangsan-1234567890-lab3-1.c`, `zhangsan-1234567890-lab3-2.c`, *etc.*).
- A lab report (`name-sid-lab3.pdf`) illustrates your implementation for three parts of Lab 3 and all console results (screenshots).

Deadline: 23:59, 30 Apr. (Sat)

### Tips

Inside `docs`, there are five valuable documents for your reference!

- `riscv-lc.pdf`
- `fsm.pdf`
- `opcodes-rv32i`: RV32I opcodes
- `riscv-spec-20191213.pdf`: RV32I specifications
- `risc-v-asm-manual.pdf`: RV32I assembly programming manual