Clock-Aware UltraScale FPGA Placement with Machine Learning Routability Prediction

Chak-Wa Pui, Gengjie Chen, Yuzhe Ma, Evangeline F. Y. Young, Bei Yu CSE Department, Chinese University of Hong Kong, Hong Kong Speaker: Jordan, Chak-Wa Pui

The Chinese University of Hong Kong

Outline

- Background
- Problem Formulation
- Algorithms
- Experimental Results
- Conclusion

Introduction

- The architecture of heterogeneous FPGAs yields more sophisticated placement techniques
- The gap between FPGA and ASIC placement becomes smaller
	- Clock tree routing
	- Scale
	- Placement techniques
	- etc.
- As the scale of FPGA grows rapidly
	- routability becomes a major problem in placement

An illustration of Xilinx UltraScale architecture An illustration of clock architecture of UltraScale

Previous Works

- Routablility-driven placement for UltraScale FPGAs
	- RippleFPGA[1]
	- UTPlaceF[2]
	- GPlace^[3]
- Congestion estimation methods in FPGAs
	- Probabilistic model $[1][4]$
	- Global router^[2]

^[1] RippleFPGA: A routability driven placement for large-scale heterogeneous FPGAs. ICCAD2016

^[2] UTPlaceF: A routability-driven FPGA placer with physical and congestion aware packing. ICCAD2016

^[3] GPlace: A congestion-aware placement tool for UltraScale FPGAs. ICCAD2016

^[4] A congestion driven placementalgorithm for fpga synthesis. FPL2006

Contributions

- Several placement techniques for UltraScale FPGAs to meet the challenges of clock constraints, routability, wirelength
	- A two-step displacement-driven legalization is introduced to remove all clock constraint violations
	- Chain move is proposed as a general framework to optimize placement
	- We study the performance of different routability prediction methods in FPGAs
- All the above techniques are incorporated into our FPGA placer

Problem Formulation

- Clock-Aware Routability-driven FPGA placement
	- Given the netlist and architecture of an FPGA
	- Minimize: routed wirelength measured by VIVADO
	- Subject to: each logic element has no overlap, no violation to the architecture specific legalization rules (basic rules and clock rules)

Overview of Our Framework

Overview of Our Framework

Overview of Our Methods

- Two-Step Clock Constraints Legalization
- Chain Move
- Machine Learning-Based Congestion Estimation

Overview of Our Methods

- Two-Step Clock Constraints Legalization
	- Clock Region Planning
	- Half Column Legalization
- Chain Move
- Machine Learning-Based Congestion Estimation

- Clock constraints of UltraScale FPGAs
	- Clock region constraints
		- Bound box of the clock net
		- Violation: #clock is larger than 32
	- Half column constraints
		- Loads of the clock net
		- Violation: #clock is larger than 16
- Displacement-driven two-step legalization
	- Clock region planning
		- Remove all the clock region violations after global placement
	- Half Column Legalization
		- Remove all the half column violations after legalization

- Two-Stage Clock region planning
	- Assign a bounding box to each cell such that there will be no violation if they stay in the box
	- Shrink Stage
	- Expand Stage

- Two-Stage Clock region planning
	- Shrink Stage
		- iteratively shrink the bounding box of each clock
		- shrink the BB of the clock in the most overflowed clock region such that it induces smallest displacement. Move the corresponding cells to the boundary.
	- Expand Stage

- Two-Stage Clock region planning
	- Shrink Stage
	- Expand Stage
		- iteratively expand the bounding box of each clock
		- increase the width/height of the clock BB with highest cell density by 1 unit. Direction is determined such that the cell density of resulted BB is smallest

- Half Column Legalization
	- All the future movement cannot induce any new half column violation
	- Iteratively select the most overflow column and remove the clock such that the smallest displacement is induced
	- Each load will be moved to its nearest site in another half column

Overview of Our Methods

- Two-Step Clock Constraints Legalization
- Chain Move
- Machine Learning-Based Congestion Estimation

- Motivation
	- Reduce the quality loss due to sequential placement
- Generate a sequence of cell moves such that
	- all of cells involved are legal after the move
	- the objective is improved
- DFS-based
	- Limit the number of trials of each cell and the length of the chain
- General framework, easy to modify
	- The objective is optimized by selecting the candidate sites of each cell

- Applications
	- Reduce Max. and Total Displacement in Legalization
		- Max. Displacement Mode
			- Invoked when the displacement of c_i is larger than D_{max}
			- The resulted chain move should satisfy:
				- The total displacement should be no larger than the original
				- The displacement of each moved cell should be no larger than the original displacement of the first cell
		- Total Displacement Mode
	- Reduce the distance to optimal region in detailed placement

- Applications
	- Reduce Max. and Total Displacement in Legalization
		- Max. Displacement Mode
		- Total Displacement Mode
			- Invoked c_i cannot be legalized with displacement d
			-

• The displacement of any cell c_j in the chain should satisfy,
 $dist(s, c_j) \begin{cases} = d, & \text{if } c_j \text{ is the first cell in the chain,} \\ \leq dist(s_j, c_j), & \text{otherwise,} \end{cases}$

• Reduce the distance to optimal region in detailed placement

- Applications
	- Reduce Max. and Total Displacement in Legalization
		- Max. Displacement Mode
		- Total Displacement Mode
			- Invoked c_i cannot be legalized with displacement d
			- The displacement of any cell c_j in the chain should satisfy,

 $dist(s, c_j) \begin{cases} = d, & \text{if } c_j \text{ is the first cell in the chain,} \\ \leq dist(s_j, c_j), & \text{otherwise,} \end{cases}$

• Reduce the distance to optimal region in detailed placement

- Applications
	- Reduce Max. and Total Displacement in Legalization
		- Max. Displacement Mode
		- Total Displacement Mode
	- Reduce the distance to optimal region in detailed placement
		- The candidate cells of each cell are those that are in its optimal region

Overview of Our Methods

- Two-Step Clock Constraints Legalization
- Chain Move
- Machine Learning-Based Congestion Estimation

- Motivation:
	- More accurate and less parameter tunings
		- Previously used congestion estimation methods in FPGAs
			- Global routers for ASICs
			- Probabilistic models
		- Limitations:
			- Not tailored for FPGAs
			- A lot of parameters to set
- Goals of our methods
	- Try to mimic the behavior of congestion estimation of design tools from the device company
		- Assume the congestion estimation from the tool can guide the placement well
	- Study how to leverage machine learning to build a congestion model on FPGA

- Congestion Model
	- G-Cells based, each corresponds to a switchbox
- Three Features for each G-Cell
	- Total number of pins of the net covering it
		- $x_1 = \sum_{m \in N_i}$ #pins of net m
	- A weighted sum of BB box covering it

•
$$
x_2 = \sum_{m \in N_i} \frac{w_m \cdot HPWL_m}{\# gcell_m}
$$

• Combining the two

•
$$
x_3 = \sum_{m \in N_i} \frac{p_{m,i}}{\# pins\ of\ net\ m} \cdot \frac{w_m \cdot HPWL_m}{\# gcell_m}
$$

- Learning Models
	- Local Linear Model
		- Only consider the current site
		- $y = f_{lim}(X) = \sum_{i=1}^{3} w_i x_i$ $i=1$
	- Hierarchical Hybrid Model
		- Two-Layer
		- Use the value of the local linear model as the first layer result $y_{hm1} = \sum_{i=1}^{3} w_i x_i$ $i=1$
		- The second layer use the SVM as the machine learning model with the y_{hm1} value of the site and its neighboring 8 sites as features
			- $y_{hm2} = f_{SVM} \left(y_{hm1}^1, ..., y_{hm1}^9 \right)$
	- Global Linear Model
		- Consider the current site and its neighboring 8 sites
		- $y = f_{glm}(X) = \sum_{i=1}^{27} w_i x_i$ $i=1$

- Training Methods
	- Unified model
		- One model for all design
		- Pros: generalize well
	- Independent model
		- Different model for different design
		- Pros: capture the unique characteristics of different design
	- Ensemble model
		- Different model for different known design
		- Ensemble all the known models to generate a model for new designs

•
$$
y = \sum_{i=1}^{N} \frac{1}{N} \cdot f_{glm,i}(x)
$$

- Experiments setting
	- Unified and Independent
		- 70% training and 30% testing per design
	- Unified+ and Fnsemble
		- 12 design for training, others for testing
- Result Analysis
	- Training Method
		- Unified is better than independent in our test
			- Why? Similar designs
	- Model
		- Global models are better than local model
		- Global linear model is best, SVM perform worse
			- Why? Features are linear to the golden results
		- Both unified and ensemble model can generalize well to other designs

- Comparison
	- Global routers for ASICs
		- Cons: hard to set the routing capacity
	- Probabilistic models
		- Cons: only good correlation with the relative congestion level
	- Machine Learning-Based
		- Good correlation with the congestion level
		- Give a better sense of congestion level
		- Less parameter tuning

Fig. 7: Congestion Maps of CLK-FPGA13 in ISPD2017 contest: (a) routing congestion predicted by Vivado; (b) our estimation.

Experimental Result

Routed wirelength and running time (s) comparison with the ISPD 2017 contest winners

Experimental Result

Comparison of HPWL and running time (s) before and after applying the two-step clock constraint legalization (CCL)

Experimental Result

Routed wirelength comparison between different routing congestion estimation models.

[1] RippleFPGA: A routability driven placement for large-scale heterogeneous FPGAs. ICCAD2016

Conclusion

- A two-step displacement-driven legalization is introduced to remove all clock constraint violations with almost neglectable overhead in practice
- Chain move is proposed as a general framework to optimize placement
- We study the performance of different routability prediction methods in FPGAs which save time in congestion-driven global placement and ease the burden of parameter tuning
- All of the above techniques together can achieve 3% shorter wirelength and about 2X runtime compared to ISPD2017 contest winner

Thanks

33