Performance-Driven Analog Layout Automation: Current Status and Future Directions

(Invited Paper)

Peng Xu, Jintao Li, Tsung-Yi Ho, Bei Yu and Keren Zhu*

CSE Department, The Chinese University of Hong Kong, Hong Kong SAR, China

Abstract—Optimizing circuit performance presents a pivotal challenge in the realm of automatic analog physical design. The intricacy of analog performance arises from its sensitivity to layout implementation, frequently lacking a viable approach for direct optimization. This talk initiates with a comprehensive overview of the present challenges and the techniques currently in use. The emphasis will be laid on the recent advancements in employing black-box optimization for enhancing analog performance. Subsequently, we will delve into a detailed case study and analysis of post-layout performance distribution for a typical analog circuit. This study will showcase various layout implementations generated by the open-source analog layout generator, MAGICAL. Future directions will be discussed based on the case study.

I. INTRODUCTION

In the realm of electronics, the design layout for analog integrated circuits (ICs) has traditionally heavily relied on manual processes. This dependence has emerged as a significant bottleneck in the modern IC design cycle, delaying both innovations and product releases. Although recent academic advancements in electronic design automation (EDA) have shown promising progress in automating analog layout design.

Recent trends in analog layout automation research heavily focus on demonstrating an end-to-end flow. Conventionally, research in academic analog place-and-route (PNR) algorithms often targets the optimization of proxy objectives, such as wire length and area [1]. Such an approach fails to reveal the capability of the automation algorithms for important metrics such as performance and manufacturability. Modern analog layout generation frameworks complete the layout generation flow and can demonstrate their effectiveness through post-layout simulation and validation. There are template-based methods, such as BAG [2] and LAYGO [3], [4], which utilize user-defined layout patterns or floorplans to implement the layout. Several studies propose the use of digital PNR tools to complete the physical design [5], [6]. These approaches either have limitations in the circuit architecture or require extensive manual efforts. Analog PNR-based layout generation, on the other hand, provides a fully automated solution where the physical design process is treated as an optimization process. MAGICAL [7], [8] and ALIGN [9] are two representative open-source analog PNR software tools, both incorporating machine learning (ML) techniques to enhance their capabilities [10]. The success of these automation methods has been

* Corresponding author: kerenzhu@cse.cuhk.edu.hk

Fig. 1: Typical analog physical design flow. Performance-driven analog physical design needs to consider post-layout circuit performance in the placement and routing stages.

demonstrated in various silicon tapeouts, including template-based methods [11]–[15], digitally synthesized methods [16], and PNR methods [17], [18]. However, a general and effective approach to considering post-layout circuit performance remains an open question.

Analog circuit performance is highly sensitive to layout intricacies and can be adversely affected by layout parasitics, coupling, and noise. Manual design often relies on experience, design expertise, and trial-and-error to search for a satisfactory layout. Template-based automation also encounters challenges and may require human efforts to design and adjust the layout templates. In contrast, automatic PNR algorithms intrinsically optimize the layout design and have the potential to create a fully automated, performance-driven automation paradigm. Nevertheless, evaluating and optimizing performance remains a challenge.

Evaluating post-layout analog circuit performance typically involves parasitic extraction and simulations after the layout implementation. Figure 1 illustrates a typical physical design flow for analog ICs. Given a netlist and design specifications, a placer determines the device locations and creates their physical implementation in the chip layout. Subsequently, a

router implements the interconnect based on the placement solution. Parasitics from the resulting layout are extracted, and simulations are conducted on the extracted netlist to assess post-layout performance. The parasitic extraction and simulation processes are often complex, and their explicit calculations are not practical. Furthermore, analog circuits exhibit diverse architectures and various performance metrics. It is commonly assumed that a universal performance model, akin to the static timing model used in digital designs, is unavailable in the analog IC domain [19]. The challenge of evaluating and modeling post-layout analog performance persists, making performance-driven analog physical design an unresolved issue.

In this paper, we provide a comprehensive overview of the current state and offer our insights into performance-driven analog physical design. We introduce related research on this topic, encompassing both conventional approaches and recent advancements (Section II). We also present several case studies along with their analysis, focusing on analog performance in automatically generated analog layouts, using the open-source analog layout generator MAGICAL [7] (Section III). Subsequent to the analysis, we present our perspectives on future directions in this field (Section IV). Finally, we conclude the paper in Section V.

II. RELATED WORK

Analog physical design has been a well-established field for decades. ILAC [20], one of the early initiatives in automating analog layout generation, explored the use of PNR algorithms to optimize analog layout. ILAC incorporates an optimization-based layout generator called MOSAIC, which employs a simulated annealing algorithm to place layout modules and route the design. Over time, this methodology has been extended to accommodate various technologies and constraints. However, in traditional approaches, performance optimization is not directly addressed; instead, it is indirectly achieved through the optimization of proxy objectives. Section II-A provides a concise overview of these conventional techniques in analog physical design. Furthermore, Section II-B delves into existing methods that focus on performance-aware analog physical design, highlighting the evolution of strategies in this domain. With the advent and advancement of machine learning (ML) techniques, a new challenge has emerged in modeling performance during the PNR process. Section II-C introduces this aspect of analog performance modeling, emphasizing its significance and the novel opportunities it presents for advancing analog physical design.

A. Conventional analog physical design

Conventional analog PNR formulations rely on geometric constraints to meet performance requirements. In essence, the problem formulation is akin to digital PNR, with the incorporation of supplementary geometric constraints.

Analog placement often resembles a floorplan problem, where multiple modules must be arranged within a plane. Typically, the algorithm's objective is to optimize area and wire length while adhering to analog placement constraints. Symmetry constraints have played a crucial role in analog layout design, ensuring the symmetrical placement of specific cells, as observed in early research [20]–[22]. Various extensions to this concept include symmetry islands [23], which group symmetry devices, common-centroid layouts [24], and array-like module arrangements for regularity [25], [26]. To minimize parasitics, proximity constraints [24], [27] and boundary constraints [28], [29] are also employed, which serve to reduce wire lengths.

Routing in analog design also introduces additional constraints beyond the standard routing formulation. Symmetry pair routing constraints are widely adopted in this context [21], [30]–[40]. Other works focus on forbidding routing over the active regions of transistors [31], [33], optimizing power routing [41], [42], and proposing methods for shielding critical nets [36]. Exact routing is proposed to match the interconnect parasitic between two nets [43], [44]. This approach necessitates that the pair of wire lengths be the same for every layer so that the wiring parasitics are precisely matched. In contrast, Chen et al. [38] propose to maximize the degree of symmetry even without an explicit symmetry constraint.

Optimization-based PNR methods have greatly facilitated numerous demonstrations of automatically generated analog layouts. A comprehensive survey of related methods can be found in [45]. However, it's important to note that the constraints and objectives employed in these methods do not guarantee post-layout circuit performance.

B. Recent Developments in Performance-aware Analog Physical Design

In addition to advancements in algorithmic improvements over conventional problem formulations [26], [38], [40], [46]–[49], there has been a growing interest in performance-aware analog physical design within many studies.

Several studies have concentrated on minimizing wire load in routing [35], [50]. The proposed methods enable planar routing [35] or incorporate routing considerations into incremental placement [50], aiming to reduce VIA usage. These approaches align with traditional physical design objectives, emphasizing wire length and VIA count minimization. Similar practices involve enforcing a monotonic direction for placement along current flows, as investigated in [51]–[54]. Building upon this concept, some studies explicitly consider critical signal flows, as demonstrated in [48], which presents a signal flow-aware framework for analog and mixed-signal placement, showcasing performance improvements in post-layout analysis. These additional constraints and objectives enrich the conventional problem formulation, although their primary focus is not direct performance optimization.

Some research has focused on mitigating layout-dependent effects (LDE) and thermal effects that could adversely impact performance. For instance, in [55]–[57], placement techniques are proposed to reduce LDEs, such as the well proximity effect (WPE), length of diffusion (LOD), and oxide-to-oxide spacing effect (OSE). The WPE is also directly related to the

well island generation problem, which has been studied in the placement stage [58]–[60]. Additionally, thermal effects are considered in analog placement [61], [62], aiming to prevent performance degradation caused by these related effects. However, while these methods address specific challenges, they do not provide a comprehensive methodology for performance preservation in general.

To establish a general methodology for ensuring performance, researchers have explored the use of machine learning (ML) techniques to extend the retargeting approach into general layout synthesis. Retargeting typically involves extracting geometric constraints from manual layouts to form layout templates. These resulting layout templates can generate new layouts with different technologies and sizing, preserving the structures present in manual designs to maintain performance [63]. However, this method cannot be used for unseen designs. To bridge this gap, several methods have leveraged ML modeling. Zhu et al. [37] propose the use of generative ML models to learn design strategies from manual layouts. They train a variational autoencoder (VAE) model to predict the routing regions chosen by designers. These predicted routing regions are then translated into routing guidance that an automatic detailed router can follow to produce human-like routing solutions. This learned knowledge can be applied to unseen designs, thus extending the retargeting idea into general automatic layout synthesis. Similarly, in [60], a generative adversarial network (GAN) is employed to learn manual well design and integrate this knowledge into automatic placement. Another approach, presented in [64], uses VAE in analog primitive cell layout synthesis tasks. These "learn-from-human" methods offer an approach to preserving performance in analog physical design. However, they also face challenges related to small dataset sizes and the absence of direct performance optimization.

With the availability of an end-to-end layout generation flow, it has become possible to directly optimize post-layout performance. In the work presented in [65], the approach treats layout generation and performance evaluation as a black box and employs Bayesian optimization (BO) to directly optimize post-layout performance. In this method, net weights are considered as input parameters, and BO is utilized to optimize performance with respect to these net weights. This workflow automatically explores different placements and identifies those that yield good performance. As a result, this framework can effectively discover high-quality layouts. However, due to the slow nature of the simulations involved, the method may have limitations in terms of runtime efficiency and may be best suited for smaller circuits.

C. Machine Learning-Based Analog Performance Modeling

Conducting extraction and simulation within the optimization loop is expensive and inefficient. A potential solution is to employ ML-based performance modeling. Optimizing a neural network output can be much more efficient.

The recent progress focuses on modeling post-layout performance from the placement stage. The work [19] proposes a method that utilizes machine learning to predict performance with various placement solutions. It leverages MAGICAL [7] to generate tens of thousands of different placements for the same circuit. These placements are extracted into several images, and a convolutional neural network is employed to predict the corresponding performance based on these images. The model demonstrates transferability between different schematic designs. Subsequently, the accuracy of this model is further enhanced through neural network architecture search [66].

Several efforts have been made to employ prediction models to enable performance-driven automatic analog placement. The work [67] introduces a performance-driven analog placement approach based on wire length estimation derived from star models. However, it may suffer from inaccuracies because it does not use actual layout data for training and may face challenges in transferring the model between different circuits. In contrast, the work [46] addresses a similar learning problem as [19], where the labels are simulated performance data. It employs a graph neural network model as the underlying machine learning architecture, which can produce predictions that are transferable between different designs. This approach combines a simulated annealing-based placement framework that optimizes the predicted performance, allowing for direct performance optimization.

III. Case Study on MAGICAL-Generated Layouts

A. Introduction to the Analog Performance Modeling Lifecycle

In the performance modeling of analog circuits, an aspect that is often overlooked is the time required for various stages in the modeling lifecycle. We divide the analog performance modeling cycle into three stages: data acquisition, model training, and performance-aware PNR inference.

The data acquisition stage includes PNR and parasitic parameter extraction (PEX), as well as post-layout performance simulation (Post-Sim). The PNR stage is often completed with a single layout design, while post-layout performance simulation is carried out along with the PEX process. The layout obtained from PNR is typically used as the input x for performance modeling, while the post-layout performance results serve as the corresponding labels y.

Figure 2 presents a case study focusing on the lifecycle for building a performance model on Operational Transconductance Amplifier (OTA) layout design. The first significant observation is that the data collection time occupies most of the performance modeling lifecycle, while the training and inference time only account for a small portion. The training and inference time comprise only 7.11% of the entire lifecycle, while data collection time accounts for 92.89%. Data collection becomes a significant bottleneck in the entire lifecycle.

The second important observation is that the time required to obtain model inputs is much smaller compared to the time required to obtain model labels. The time required to obtain labels through the PEX and Post-Sim stage, as shown in Figure

1, is roughly equivalent to the time it takes to perform 3-4 PNR iterations.

These two observations provide us with important insights. By reducing the time spent on data acquisition, especially PEX and Post-Sim, we can effectively shorten the performance modeling lifecycle. On the one hand, from recent advancements in hardware-accelerated EDA workflows [68], [69], we can see that parallelizing PEX and Post-Sim is an effective solution. On the other hand, by considering the cost of acquiring data inputs and labels, selecting representative samples through active learning [70] may also be an economically efficient approach.

B. Exploring Model Transferability in Performance Modeling on OTA Designs

The transferability of performance models is a widely discussed topic in analog performance modeling. Even if the implemented functionalities are similar, the topology design and transistor sizes may vary. Due to the scarce cost of obtaining labels, it is natural to consider transferring performance models from one dataset to another for inference.

In the case shown in the Table I, we quantitatively discuss the issue of performance model transferability on OTA designs. We mainly consider two scenarios: transfer between the same topology with different sizing configurations and transfer between different topologies. We verify two scenarios of performance model construction, namely **From Scratch** and **Transfer**.

From Scratch: If there is no available layout data for the current design, we propose obtaining a small amount of sampling data. We then model the prediction of the model as a binary classification problem and use balanced sampling to enable the model to achieve accurate predictions with a small amount of data, as in [71].

Transfer: Another way is to leverage the transferability of the pre-trained model obtained from other designs. In this way, we can obtain a relatively accurate model with a few samples through fine-tuning, which requires less time.

From these data results, we can identify two important findings. Overall, the accuracy of the transferred models is reliable. Compared to training from scratch, which requires more data collection time, the accuracy reduction ranges from 3% to 22%. However, there are still cases where the model performance deviates. This is because the transferability of the models varies under different scenarios and metrics. Transfer between different sizing configurations is often easier than transfer between different topologies. Different topologies and sizing settings result in different performance distributions in the layout, which can cause the transfer to fail.

On the one hand, from a generalization perspective, we consider how to improve transfer training by obtaining effective pretraining weights using methods like meta-learning [72]. On the other hand, from a detection perspective, we consider different distributions to determine when transfer is possible. Current research on out-of-distribution (OOD) detection [73]

TABLE I: Placement prediction results with collected data for training from scratch and transfer learning results.

Design	Prediction Accuracy Metrics	From Scratch	Transfer	Acc-Δ
OTA1	Offset Voltage(%)	**95.54**	91.67	3.87
	CMRR(%)	**91.96**	77.68	14.29
	BandWidth(%z)	**96.43**	95.54	0.89
	DC Gain(%)	**93.62**	88.01	5.61
	Noise(%)	**91.96**	79.14	12.82
OTA2	Offset Voltage(%)	**81.35**	65.39	15.96
	CMRR(%)	**82.33**	62.02	20.31
	BandWidth(%)	**80.71**	72.14	8.58
	DC Gain(%)	**81.35**	59.50	21.85
	Noise(%)	**88.80**	69.29	19.52

provides technical support for identifying when the model is effective.

C. Navigating the Multi-Objective Pitfall in Post-Layout Performance Optimization

In this case, we aim to demonstrate the importance of multi-objective optimization by comparing the placements obtained through weighted-based Bayesian optimization (BO) and multi-objective optimization Bayesian optimization (MOBO) [74] in four OTA benchmarks.

It is necessary to optimize the layout-related parameters toward different objectives to enhance performance metrics, which improves the overall performance of analog layouts. It is common practice to use a user-defined figure-of-merit (FOM) representation, a weighted sum of post-layout simulation metrics.

However, when it comes to performance-driven analog placement and routing, it becomes necessary to consider the trade-offs between conflicting metrics to achieve the desired layout solutions. It goes beyond what can be accomplished through a simple linear combination. One alternative objective is to find solutions not dominated by others, known as Pareto optimal solutions. The problem of finding Pareto optimal solutions given multiple criteria is called multi-objective optimization.

As shown in Figure 3, the MOBO method outperforms Weighted-BO in terms of the number of top-1 metrics achieved for the obtained layout. MOBO achieves top-1 performance in almost all metrics in Offset Voltage, CMRR, BandWidth, and DC Gain. For all designs, MOBO outperforms the Weighted-BO for 3 to 5 metrics. The results corroborate that the multi-objective optimization method moves the layout solution toward the Pareto frontier.

Recent advancements have been witnessed in the field of multi-objective optimization, especially for gradient-based strategies [75]–[77]. It is imperative to carefully consider how these advancements in the field of multi-objective optimization can be applied to enhance performance-driven analog layout automation.

IV. PERSPECTIVES AND FUTURE DIRECTIONS

Our quantitative case study demonstrates important future directions in performance model training and physical design optimization. The need for efficient and performance-

Fig. 2: The runtime breakdown of different methods on OTA1 benchmarks:

Fig. 3: The number of top-1 metrics for different methods.

driven analog physical design calls for further research. In this section, we give our perspectives on the challenges and opportunities in future research in the field.

A. On Modeling Performance

Efficient Data Acquisition

Data collection is a major bottleneck in building the performance models. Both PEX and Post-Sim cost significant time, which makes the data collection expensive. Efficient data acquisition can benefit the development of analog performance models.

Selecting representative samples can reduce the amount of data needed for the training. Active learning dynamically selects representative samples for the training process [70]. A similar approach can be applied to analog performance data acquisition. By smartly choosing the layouts to be simulated, the performance model training process can be more efficient using fewer samples and, therefore, save costs in running PEX and Post-Sim.

Accelerating the simulation may be beneficial to the data collection. For example, recent studies further accelerate circuit simulation via efficient matrix multiplication [78] and reinforcement learning-based stochastic stepping policy [79]. Faster SPICE simulation can help the performance model training obtain more training data within a limited budget.

Better transferability

Transferring pre-trained models to unseen circuits is crucial in ensuring both accuracy and inference efficiency. As our case studies indicate, the performance models have good transferability between different sizing of the same netlists and slightly slower accuracy for transferring between different typology designs. Increasing the accuracy and the scope of

circuits can avoid or reduce costs in finetuning the models in inference time.

Neural network architecture is critical in determining the model performance. One of the challenges in predicting analog performance lies in managing the multimodal input features. These features originate from various stages, such as pre-layout schematics, placement, and routing, and are represented in diverse data formats. Existing research has used a convolutional neural network to process placement information [19] and a graph neural network to extract topology knowledge [80]. A general multimodal neural network for performance modeling may benefit the field.

Adopting a pretraining methodology can further boost the transferability. Analog circuits involve different types, architectures, topologies, and sizing. The circuit performance is also affected by the manufacturing technologies. It would be costly to train individual models separately for each scenario. In [81] proposes to use a "pretrain-then-finetune" approach for increasing data efficiency in layout constraint and parasitic prediction tasks. A similar methodology may apply to layout performance modeling as well.

B. On Optimization Physical Design

Placement and Routing Representation

Representing placement and routing in the ML-enabled performance-driven analog physical design is an overlooked problem. The work [80] treats the performance modeling as a black box. It uses randomized simulated annealing to generate different placements and uses the model to evaluate its performance. In [65], a BO-based framework tunes net weights as a proxy to generate different placements. The net weights decide the priority of different nets and, therefore, impact the resulting layouts. Bridging the placement and routing representation can potentially increase the efficiency of optimization.

Multi-objective optimization

Analog circuit performance is more complicated than digital circuits. Each circuit can have multiple performance metrics. Many of them are competing with the others. The analog design cycle requires efficient optimization given different design specifications. Therefore, efficient and effective multi-objective physical design optimization is essential. As illustrated in the case studies, MOBO can produce higher-quality layouts than a simple weighted-BO strategy. Integrating multi-

objective optimization in the physical design process will be an important future direction in the field.

V. Conclusion

In this paper, we present an overview of the recent developments in performance-aware analog physical design and give our perspectives. Several case studies are conducted using the open-source analog layout generator, MAGICAL, to illustrate the important issues for the problems. The statistical findings highlight the significance of efficiently building ML-based performance models and polishing the optimization algorithms in physical design. Several future directions are suggested based on the case studies.

References

[1] H. Chen, M. Liu, X. Tang, K. Zhu, N. Sun, and D. Z. Pan, "Challenges and opportunities toward fully automated analog layout design," *Journal of Semiconductors*, vol. 41, no. 20070021, p. 111407, 2020.

[2] J. Crossley, A. Puggelli, H.-P. Le, B. Yang, R. Nancollas, K. Jung, L. Kong, N. Narevsky, Y. Lu, N. Sutardja, E. J. An, A. L. Sangiovanni-Vincentelli, and E. Alon, "BAG: A designer-oriented integrated framework for the development of ams circuit generators," in *Proc. ICCAD*, 2013.

[3] J. Han, W. Bae, E. Chang, Z. Wang, B. Nikolić, and E. Alon, "LAYGO: A template-and-grid-based layout generation engine for advanced CMOS technologies," *IEEE TCAS I*, vol. 68, no. 3, pp. 1012–1022, 2021.

[4] T. Shin, D. Lee, D. Kim, G. Sung, W. Shin, Y. Jo, H. Park, and J. Han, "LAYGO2: A custom layout generation engine based on dynamic templates and grids for advanced CMOS technologies," *IEEE TCAD*, 2023.

[5] T. Ajayi, S. Kamineni, Y. K. Cherivirala, M. Fayazi, K. Kwon, M. Saligane, S. Gupta, C.-H. Chen, D. Sylvester, D. Blaauw, R. Dreslinski, B. Calhoun, and D. D. Wentzloff, "An open-source framework for autonomous soc design with analog block generation," in *IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SOC)*, 2020, pp. 141–146.

[6] P.-H. Wei and B. Murmann, "Analog and mixed-signal layout automation using digital place-and-route tools," *IEEE TVLSI*, vol. 29, no. 11, pp. 1838–1849, 2021.

[7] B. Xu, K. Zhu, M. Liu, Y. Lin, S. Li, X. Tang, N. Sun, and D. Z. Pan, "MAGICAL: Toward fully automated analog IC layout leveraging human and machine intelligence," in *Proc. ICCAD*, 2019.

[8] K. Zhu, H. Chen, M. Liu, and D. Z. Pan, "Tutorial and perspectives on magical: A silicon-proven open-source analog ic layout system," *IEEE TCAS II*, vol. 70, no. 2, pp. 715–720, 2023.

[9] K. Kunal, M. Madhusudan, A. K. Sharma, W. Xu, S. M. Burns, R. Harjani, J. Hu, D. A. Kirkpatrick, and S. S. Sapatnekar, "ALIGN: Opensource analog layout automation from the ground up," in *Proc. DAC*, 2019.

[10] S. M. Burns, H. Chen, T. Dhar, R. Harjani, J. Hu, N. Karmokar, K. Kunal, Y. Li, Y. Lin, M. Liu, M. Madhusudan, P. Mukherjee, D. Z. Pan, J. Poojary, S. Ramprasath, S. S. Sapatnekar, A. K. Sharma, W. Xu, S. Yaldiz, and K. Zhu, *Machine Learning for Analog Layout*. Cham: Springer International Publishing, 2022, pp. 505–544. [Online]. Available: https://doi.org/10.1007/978-3-031-13074-8_17

[11] C. Schmidt, J. Wright, Z. Wang, E. Chang, A. Ou, W. Bae, S. Huang, V. Milovanović, A. Flynn, B. Richards, K. Asanović, E. Alon, and B. Nikolić, "An eight-core 1.44-GHz RISC-V vector processor in 16-nm FinFET," *IEEE Journal Solid-State Circuits*, vol. 57, no. 1, pp. 140–152, 2022.

[12] Z. Wang, M. Choi, K. Lee, K. Park, Z. Liu, A. Biswas, J. Han, S. Du, and E. Alon, "An output bandwidth optimized 200-Gb/s PAM-4 100-Gb/s NRZ transmitter with 5-tap FFE in 28-nm CMOS," *IEEE Journal Solid-State Circuits*, vol. 57, no. 1, pp. 21–31, 2022.

[13] S. Bailey, P. Rigge, J. Han, R. Lin, E. Y. Chang, H. Mao, Z. Wang, C. Markley, A. M. Izraelevitz, A. Wang, N. Narevsky, W. Bae, S. Shauck, S. Montano, J. Norsworthy, M. Razzaque, W. H. Ma, A. Lentiro, M. Doerflein, D. Heckendorn, J. McGrath, F. DeSeta, R. Shoham, M. Stellfox, M. Snowden, J. Cole, D. R. Fuhrman, B. Richards, J. Bachrach, E. Alon, and B. Nikolić, "A mixed-signal RISC-V signal analysis SoC generator with a 16-nm FinFET instance," *IEEE Journal Solid-State Circuits*, vol. 54, no. 10, pp. 2786–2801, 2019.

[14] E. Chang, N. Narevsky, J. Han, and E. Alon, "An automated SerDes frontend generator verified with a 16-nm instance achieving 15 Gb/s at 1.96 pj/bit," *IEEE Solid-State Circuits Letters*, vol. 1, no. 12, pp. 245–248, 2018.

[15] A. Wang, W. Bae, J. Han, S. Bailey, O. Ocal, P. Rigge, Z. Wang, K. Ramchandran, E. Alon, and B. Nikolić, "A real-time, 1.89-GHz bandwidth, 175-kHz resolution sparse spectral analysis RISC-V soc in 16-nm FinFET," *IEEE Journal Solid-State Circuits*, vol. 54, no. 7, pp. 1993–2008, 2019.

[16] Q. Zhang, W. Duan, T. Edwards, T. Ansell, D. Blaauw, D. Sylvester, and M. Saligane, "An open-source and autonomous temperature sensor generator verified with 64 instances in SkyWater 130 nm for comprehensive design space exploration," *IEEE Solid-State Circuits Letters*, vol. 5, pp. 174–177, 2022.

[17] H. Chen, M. Liu, X. Tang, K. Zhu, A. Mukherjee, N. Sun, and D. Z. Pan, "MAGICAL 1.0: An open-source fully-automated ams layout synthesis framework verified with a 40-nm 1 GS/s $\Delta\Sigma$ ADC," in *Proc. CICC*, 2021.

[18] M. Liu, X. Tang, K. Zhu, H. Chen, N. Sun, and D. Z. Pan, "1- and 80-MS/s SAR ADCs in 40-nm CMOS with end-to-end compilation," *IEEE Solid-State Circuits Letters*, vol. 5, pp. 292–295, 2022.

[19] M. Liu, K. Zhu, J. Gu, L. Shen, X. Tang, N. Sun, and D. Z. Pan, "Towards decrypting the art of analog layout: Placement quality prediction via transfer learning," in *Proc. DATE*, 2020.

[20] J. Rijmenants, J. Litsios, T. Schwarz, and M. Degrauwe, "Ilac: an automated layout tool for analog cmos circuits," *IEEE Journal Solid-State Circuits*, vol. 24, no. 2, pp. 417–425, 1989.

[21] J. M. Cohn, D. J. Garrod, R. A. Rutenbar, and L. R. Carley, "KOAN/ANAGRAM II: New tools for device-level analog placement and routing," *IEEE Journal Solid-State Circuits*, vol. 26, no. 3, pp. 330–342, 1991.

[22] F. Balasa and K. Lampaert, "Module placement for analog layout using the sequence-pair representation," in *Proc. DAC*, 1999.

[23] P.-H. Lin, Y.-W. Chang, and S.-C. Lin, "Analog placement based on symmetry-island formulation," *IEEE TCAD*, vol. 28, no. 6, pp. 791–804, 2009.

[24] M. Strasser, M. Eick, H. Gräb, U. Schlichtmann, and F. M. Johannes, "Deterministic analog circuit placement using hierarchically bounded enumeration and enhanced shape functions," in *Proc. ICCAD*, 2008.

[25] S. Nakatake, "Structured placement with topological regularity evaluation," in *Proc. ASPDAC*, 2007.

[26] H. Chen, W. J. Turner, D. Z. Pan, and H. Ren, "Routability-aware placement for advanced finfet mixed-signal circuits using satisfiability modulo theories," in *Proc. DATE*, 2022.

[27] P.-H. Lin and S.-C. Lin, "Analog placement based on hierarchical module clustering," in *Proc. DAC*, 2008.

[28] C.-W. Lin, J.-M. Lin, C.-P. Huang, and S.-J. Chang, "Performance-driven analog placement considering boundary constraint," in *Proc. DAC*, 2010.

[29] H.-F. Tsao, P.-Y. Chou, S.-L. Huang, Y.-W. Chang, M. P.-H. Lin, D.-P. Chen, and D. Liu, "A corner stitching compliant B*-Tree representation and its applications to analog placement," in *Proc. ICCAD*, 2011.

[30] P. Lin, H. Yu, T. Tsai, and S. Lin, "A matching-based placement and routing system for analog design," in *Proc. VLSI-DAT*, 2007.

[31] H. Ou, H. Chang Chien, and Y. Chang, "Simultaneous analog placement and routing with current flow and current density considerations," in *Proc. DAC*, 2013.

[32] P. Pan, H. Chen, Y. Cheng, J. Liu, and W. Hu, "Configurable analog routing methodology via technology and design constraint unification," in *Proc. ICCAD*, 2012, pp. 620–626.

[33] L. Xiao, E. F. Y. Young, X. He, and K. P. Pun, "Practical placement and routing techniques for analog circuit designs," in *Proc. ICCAD*, 2010.

[34] C. Wu, H. Graeb, and J. Hu, "A pre-search assisted ilp approach to analog integrated circuit routing," in *Proc. ICCD*, Oct 2015, pp. 244–250.

[35] H. Chi, H. Tseng, C. J. Liu, and H. Chen, "Performance-preserved analog routing methodology via wire load reduction," in *Proc. ASPDAC*, 2018, pp. 482–487.

[36] Q. Gao, Y. Shen, Y. Cai, and H. Yao, "Analog circuit shielding routing algorithm based on net classification," in *Proc. ISLPED*, Aug 2010, pp. 123–128.

[37] K. Zhu, M. Liu, Y. Lin, B. Xu, S. Li, X. Tang, N. Sun, and D. Z. Pan, "GeniusRoute: A new analog routing paradigm using generative neural network guidance," in *Proc. ICCAD*, 2019.

[38] H. Chen, K. Zhu, M. Liu, X. Tang, N. Sun, and D. Z. Pan, "Toward silicon-proven detailed routing for analog and mixed signal circuit," in *Proc. ICCAD*, 2020.

[39] H. Chen, K.-C. Hsu, W. J. Turner, P.-H. Wei, K. Zhu, D. Z. Pan, and H. Ren, "Reinforcement learning guided detailed routing for custom circuits," in *Proc. ISPD*, 2023, pp. 26–34.

[40] H. Chen, W. J. Turner, S. Song, K. Zhu, G. F. Kokai, B. Zimmer, C. T. Gray, B. Khailany, D. Z. Pan, and H. Ren, "Autocraft: Layout automation for custom circuits in advanced finfet technologies," in *Proc. ISPD*, 2022, p. 175–183.

[41] J.-W. Lin, T.-Y. Ho, and I. H.-R. Jiang, "Reliability-driven power/ground routing for analog ICs," in *ACM TODAES*, vol. 17, no. 1.   New York, NY, USA: ACM, 2012, pp. 6:1–6:26.

[42] R. Martins, N. Lourenço, A. Canelas, and N. Horta, "Electromigration-aware and ir-drop avoidance routing in analog multiport terminal structures," in *Proc. DATE*, March 2014, pp. 1–6.

[43] M. M. Ozdal and R. F. Hentschke, "Exact route matching algorithms for analog and mixed signal integrated circuits," in *Proc. DAC*, Nov 2009, pp. 231–238.

[44] ——, "Maze routing algorithms with exact matching constraints for analog and mixed signal designs," in *Proc. ICCAD*, Nov 2012, pp. 130–136.

[45] M. P.-H. Lin, Y.-W. Chang, and C.-M. Hung, "Recent research development and new challenges in analog layout synthesis," in *Proc. ASPDAC*, 2016.

[46] Y. Lin, Y. Li, D. Fang, M. Madhusudan, S. S. Sapatnekar, R. Harjani, and J. Hu, "Are analytical techniques worthwhile for analog ic placement?" in *Proc. DATE*, 2022, pp. 154–159.

[47] B. Xu, S. Li, C.-W. Pui, D. Liu, L. Shen, Y. Lin, N. Sun, and D. Z. Pan, "Device layer-aware analytical placement for analog circuits," in *Proc. ISPD*, 2019.

[48] K. Zhu, H. Chen, M. Liu, X. Tang, N. Sun, and D. Z. Pan, "Effective analog/mixed-signal circuit placement considering system signal flow," in *Proc. ICCAD*, 2020.

[49] K. Zhu, H. Chen, M. Liu, and D. Z. Pan, "Hierarchical analog and mixed-signal circuit placement considering system signal flow," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 42, no. 8, pp. 2689–2702, 2023.

[50] H.-Y. Chi, H.-C. Chang, C.-H. Yang, C.-N. Liu, and J.-Y. Jou, "Performance-driven routing methodology with incremental placement refinement for analog layout design," in *Proc. DATE*, 2021, pp. 1218–1223.

[51] H.-C. Ou, H.-C. C. Chien, and Y.-W. Chang, "Simultaneous analog placement and routing with current flow and current density considerations," in *Proc. DAC*, 2013.

[52] P.-H. Wu, M. P.-H. Lin, T.-C. Chen, C.-F. Yeh, T.-Y. Ho, and B.-D. Liu, "Exploring feasibilities of symmetry islands and monotonic current paths in slicing trees for analog placement," *IEEE TCAD*, vol. 33, no. 6, pp. 879–892, 2014.

[53] A. Patyal, H.-M. Chen, M. P.-H. Lin, G.-Q. Fang, and S. Y.-H. Chen, "Pole-aware analog layout synthesis considering monotonic current flows and wire crossings," *IEEE TCAD*, vol. 42, no. 1, pp. 266–279, 2023.

[54] P.-H. Wu, M. P.-H. Lin, Y.-R. Chen, B.-S. Chou, T.-C. Chen, T.-Y. Ho, and B.-D. Liu, "Performance-driven analog placement considering monotonic current paths," in *Proc. ICCAD*, 2012.

[55] A. K. Thasreefa, A. Patyal, H.-Y. Chi, M. P.-H. Lin, and H.-M. Chen, "On reducing lde variations in modern analog placement," *IEEE TCAD*, vol. 42, no. 4, pp. 1268–1279, 2023.

[56] H.-C. Ou, K.-H. Tseng, J.-Y. Liu, I.-P. Wu, and Y.-W. Chang, "Layout-dependent effects-aware analytical analog placement," *IEEE TCAD*, vol. 35, no. 8, pp. 1243–1254, 2016.

[57] R. Martins, N. Lourenço, R. Póvoa, and N. Horta, "On the exploration of design tradeoffs in analog IC placement with layout-dependent effects," in *International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)*, 2019.

[58] B. Xu, Y. Lin, X. Tang, S. Li, L. Shen, N. Sun, and D. Z. Pan, "WellGAN: Generative-adversarial-network-guided well generation for analog/mixed-signal circuit layout," in *Proc. DAC*, 2019.

[59] R. S. Gopalakrishnan, M. Madhusudan, A. K. Sharma, J. Poojary, S. Yaldiz, R. Harjani, S. M. Burns, and S. S. Sapatnekar, "A generalized methodology for well island generation and well-tap insertion in analog/mixed-signal layouts," *ACM TODAES*, vol. 28, no. 5, sep 2023. [Online]. Available: https://doi.org/10.1145/3580477

[60] K. Zhu, H. Chen, M. Liu, X. Tang, W. Shi, N. Sun, and D. Z. Pan, "Generative-adversarial-network-guided well-aware placement for analog circuits," in *Proc. ASPDAC*, 2022, pp. 519–525.

[61] J. Liu, S. Dong, Y. Ma, D. Long, and X. Hong, "Thermal-driven symmetry constraint for analog layout with cbl representation," in *Proc. ASPDAC*, 2007.

[62] P.-H. Lin, H. Zhang, M. D. F. Wong, and Y.-W. Chang, "Thermal-driven analog placement considering device matching," in *Proc. DAC*, 2009.

[63] N. Jangkrajarng, L. Zhang, S. Bhattacharya, N. Kohagen, and C.-J. R. Shi, "Template-based parasitic-aware optimization and retargeting of analog and rf integrated circuit layouts," in *Proc. ICCAD*, ser. ICCAD '06, 2006, p. 342–348.

[64] P.-C. Wang, M. P.-H. Lin, C.-N. J. Liu, and H.-M. Chen, "Layout synthesis of analog primitive cells with variational autoencoder," in *2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)*, 2023.

[65] M. Liu, K. Zhu, X. Tang, B. Xu, W. Shi, N. Sun, and D. Z. Pan, "Closing the design loop: Bayesian optimization assisted hierarchical analog layout synthesis," in *Proc. DAC*, 2020.

[66] C.-C. Chang, J. Pan, Z. Xie, Y. Li, Y. Lin, J. Hu, and Y. Chen, "Fully automated machine learning model development for analog placement quality prediction," in *Proceedings of the 28th Asia and South Pacific Design Automation Conference*, 2023, p. 58–63.

[67] Y. Li, Y. Lin, M. Madhusudan, A. Sharma, W. Xu, S. Sapatnekar, R. Harjani, and J. Hu, "Exploring a machine learning approach to performance driven analog ic placement," in *Proc. ISVLSI*, 2020.

[68] S. Liu, P. Liao, R. Zhang, Z. Chen, W. Lv, Y. Lin, and B. Yu, "Fastgr: Global routing on cpu-gpu with heterogeneous task graph scheduler," in *Proc. DATE*, 2022.

[69] Z. He, Y. Ma, and B. Yu, "X-check: Gpu-accelerated design rule checking via parallel sweepline algorithms," in *Proc. ICCAD*, 2022.

[70] Y. Ma, S. Roy, J. Miao, J. Chen, and B. Yu, "Cross-layer optimization for high speed adders: A pareto driven machine learning approach," *IEEE TCAD*, vol. 38, no. 12, pp. 2298–2311, 2018.

[71] M. Liu, K. Zhu, J. Gu, L. Shen, X. Tang, N. Sun, and D. Z. Pan, "Towards decrypting the art of analog layout: Placement quality prediction via transfer learning," in *Proc. DATE*, 2020, pp. 496–501.

[72] T. Hospedales, A. Antoniou, P. Micaelli, and A. Storkey, "Meta-learning in neural networks: A survey," *IEEE Transactions on Pattern Analysis and Machine Intelligence*, vol. 44, no. 9, pp. 5149–5169, 2021.

[73] Q. Wu, Y. Chen, C. Yang, and J. Yan, "Energy-based out-of-distribution detection for graph neural networks," in *Proc. ICLR*, 2022.

[74] M. Liu, K. Zhu, J. Gu, L. Shen, X. Tang, N. Sun, and D. Z. Pan, "Closing the design loop: Bayesian optimization assisted hierarchical analog layout synthesis," in *Proc. DAC*, 2020, pp. 496–501.

[75] J. Fliege and B. F. Svaiter, "Steepest descent methods for multicriteria optimization," *Mathematical Methods of Operations Research*, vol. 51, pp. 479–494, 2000.

[76] S. Schäffler, R. Schultz, and K. Weinzierl, "Stochastic method for the solution of unconstrained vector optimization problems," *Journal of Optimization Theory and Applications*, vol. 114, pp. 209–222, 2002.

[77] J.-A. Désidéri, "Multiple-gradient descent algorithm (MGDA) for multiobjective optimization," *Comptes Rendus Mathematique*, vol. 350, no. 5-6, pp. 313–318, 2012.

[78] T. Wang, W. Li, H. Pei, Y. Sun, Z. Jin, and W. Liu, "Accelerating sparse LU factorization with density-aware adaptive matrix multiplication for circuit simulation," in *Proc. DAC*, 2023.

[79] D. Niu, Y. Dong, Z. Jin, C. Zhang, Q. Li, and C. Sun, "OSSP-PTA: An online stochastic stepping policy for PTA on reinforcement learning," *IEEE TCAD*, vol. 42, no. 11, pp. 4310–4323, 2023.

[80] Y. Li, Y. Lin, M. Madhusudan, A. Sharma, W. Xu, S. Sapatnekar, R. Harjani, and J. Hu, "A customized graph neural network model for guiding analog ic placement," in *Proc. ICCAD*, 2020.

[81] K. Zhu, H. Chen, W. J. Turner, G. F. Kokai, P.-H. Wei, D. Z. Pan, and H. Ren, "Tag: Learning circuit spatial embedding from layouts," in *Proc. ICCAD*, 2022. [Online]. Available: https://doi.org/10.1145/3508352.3549384