

Restructure-Tolerant Timing Prediction via Multimodal Fusion

 $\mathsf{Ziyi\ Wang}^1$, Siting Liu¹, Yuan Pu¹, Song Chen², Tsung-Yi Ho¹, Bei Yu¹

¹Chinese University of Hong Kong ²University of Science and Technology of China

Background: Pre-routing Timing Prediction

- repetitive *P*&*R* to guarantee timing closure is **costly**
- Timing evaluation in early stages is necessary
- raise the demand for **pre-routing timing prediction**

Previous Methods

- **Traditional** method, e.g., Elmore's model [\[Rub+83\]](#page-19-0), is imprecise due to inaccurate wire estimation without actual routing information.
- **ML-driven** timing prediction works can be divided into 2 classes:
	- 1 **two-stage** [\[Bar+19\]](#page-19-1) [\[He+22\]](#page-19-2): first predict local net/cell delays and then apply graph traversals to evaluate global timing metric.
	- **end-to-end** [\[Guo+22\]](#page-19-3): directly predict global timing metrics, but still relies on local net/cell delay prediction as auxiliary tasks.

Drawback of Previous ML-assisted Works

• follow a **local-view** fashion: only focus on **local** graph information can not deal with real-world scenarios where timing optimization is taken into account!

Timing optimization: Destructed topology

Example of circuit reconstruction after timing optimization.

graph topology is **destructed** after timing optimization!

• timing prediction based on only graph information is unreliable!

Impact of Topology Restructuring

- **1** prohibits labeling the net/cell delays inside the box.
	- previous local-view method can only work in **semi-supervised** way
- **2** leads to a **mismatch** between input features and ground-truth features.
	- **inconsistency** between local delay supervision and global timing metrics prediction.

- Global endpoint-wise views from both netlist and layout
- Customized GNN model to extract endpoint-wise netlist information.
- CNN model with masking to extract endpoint-wise layout information.

8/21

Netlist Embedding: Data Representation

- each pin as a node
- **heterogeneous** graph with two edge types: cell edge and net edge
- transformed to **DAG** by removing cell edges of registers

Netlist Embedding: Message Passing Scheme

- Motivated by delay propagation
- flows in the **topological order** and aggregated at endpoints
- **different** aggregators A_c and A_n for cell nodes and net nodes, respectively.
- use **maximum** operator to gather predecessor messages for cell nodes

10/21

Layout Embedding: Naive Flow

Problem: identical layout embedding for all endpoints.

• does not make sense: timing optimization's impact **varies greatly** for different endpoints.

We should extract **unique** layout information for each endpoint!

Endpoint-wise masking

- We propose a critical **region-based** method to extract unique **endpoint-wise** layout information.
- We derive the critical region from a critical path.

Critical path for *e* is defined as the longest path from PIs to *e*. Arrival time at *e* is closely related to the critical path.

Critical path finding

- Reverse the graph and conduct a DFS starting from each endpoint *e*
- Always move to the successor with topological level -1 in the next step.
- Stopped when reaching PIs.

Purple, blue, and gray represent the endpoint, net nodes and cell nodes, respectively. The number next to each node in (b) indicates its topological level, and the purple lines depict the longest path *P^e*

Mask Generation

• The critical region **R**_{*e*} for an endpoint *e* is constructed by taking the union region covered by the bounding boxes of the two-pin net edges along the critical path *P^e* :

$$
\mathbf{R}_e = \bigcup_{\{d,s\} \in E^n(P_e)} \mathbf{B}_{d,s},\tag{1}
$$

14/21

The dotted boxes illustrate the critical region **R***e*, which consists of net edge bounding boxes along *Pe*. Only the regions covered by net edges are considered.

Layout Embedding Generation Flow

Our endpoint-wise layout embedding generation flow with a CNN model and a novel endpoint-wise masking technique.

Experimental Setting: Dataset Preparation

Table: Statistics of the dataset. edp stands for endpoint, *eⁿ* and *e^c* denote net edge and cell edge, respectively.

- 10 open-source designs from chipyard and Github.
- Cadence Genus advanced 7-nm ASAP7 PDK [\[Cla+16\]](#page-19-4) for synthesis, and Cadence Innovus for placement, timing optimization, and routing.

16/21

Comparison with SOTA timing prediction works

- Our framework vastly **outperforms** all the baseline approaches
- Hard to model timing optimization's impact locally with pre-routing information.
- Prediction on local delay is inconsistent with that on global timing metrics.
- **Layout alone is useless** but works well when combined with netlist.

Runtime Analysis

Table: Runtime (s) comparison with an industry-leading commercial tool.

- Fast and accurate pre-routing timing prediction is critical in reducing design cycles.
- Previous ML-assisted works following a local-view fashion did not consider the impact of timing optimization, leading to performance degradation in real-world applications.
- A novel endpoint embedding framework is presented with multimodal fusion by utilizing both GNN and CNN to extract netlist and layout information.
- We should keep a close eye on multimodal fusion in the VLSI design flow for more thorough information mining.

Reference I

- [1] J. Rubinstein, P. Penfield, and M. A. Horowitz, "Signal delay in rc tree networks", *tcad*, pp. 202–211, 1983.
- [2] E. C. Barboza, N. Shukla, Y. Chen, and J. Hu, "Machine learning-based pre-routing timing prediction with reduced pessimism",, 2019.
- [3] X. He, Z. Fu, Y. Wang, C. Chang Liu, and Y. Guo, "Accurate timing prediction at placement stage with look-ahead rc network",, 2022.
- $[4]$ Z. Guo, M. Liu, J. Gu, S. Zhang, D. Z. Pan, and Y. Lin, "A timing engine inspired graph neural network model for pre-routing slack prediction",, 2022.
- [5] L. T. Clark *et al.*, "Asap7: A 7-nm finfet predictive process design kit", *Microelectronics Journal*, 2016.

THANK YOU!

