

# Interconnect-Driven Floorplanning by Searching Alternative Packings

Chiu-wing Sham

Department of  
Computer Science & Engineering  
Chinese University of Hong Kong  
Hong Kong  
852-26098344  
cwsham@cse.cuhk.edu.hk

Evangeline F. Y. Young

Department of  
Computer Science & Engineering  
Chinese University of Hong Kong  
Hong Kong  
852-26098401  
fyyoung@cse.cuhk.edu.hk

Hai Zhou

Department of  
Electrical & Computer Engineering  
Northwestern University  
Evanston, 60208-3118  
847-4914155  
haizhou@synopsys.com

**Abstract**— In traditional floorplanners, area minimization is an important issue. Due to the recent advances in VLSI technology, the number of transistors in a design and their switching speeds are increasing rapidly. This results in the increasing importance of interconnect delay and routability of a circuit. We should consider interconnect planning and buffer planning as soon as possible. In this paper, we propose a method to reduce interconnect cost of a floorplan by searching alternative packings. We found that if a floorplan  $F$  contains some rectangular supermodules, we can rearrange the blocks in the supermodule to obtain a new floorplan with the same area as  $F$  but possibly with a smaller interconnect cost. Experimental results show that we can always reduce the interconnect cost of a floorplan without any penalty in area and runtime by using this method.

## I. INTRODUCTION

Floorplanning plays an important role in physical design of VLSI circuits. It plans the shapes and locations of the modules on a chip, and the result of which will greatly affect the overall performance of the final circuit. In the past, area minimization is the major concern in floorplan design. As technology develops rapidly, VLSI circuits continue to scale down. Sizes of transistors are getting smaller and a significant portion of circuit delay is coming from interconnects. In some advanced systems today, as much as 80% of the clock cycle is consumed by interconnects [2]. The domination of interconnect in system performance has made area minimization less important while routability and delay become the major concern in floorplanning and many other designing steps.

There are several previous works addressing the interconnect issues in floorplan design. In the paper [5, 3, 9, 2, 1], the authors formulated different congestion-related cost functions (evaluated by some simple global routing) including a hybrid length plus congestion cost function and these cost functions are then optimized by applying some heuristics such as simulated annealing and genetic algorithm. In the paper [2], wires are assumed to

be routed in either L-shaped or Z-shaped in their congestion estimation. However, the paper [8] showed that the congestion-related cost functions cannot reduce congestion effectively. It is because simple global routing may have a great difference with the final detail routing. Lou et al. [4] applied probabilistic analysis to estimate congestion and routability, and they showed that their estimations correlate well with post-route congestion. Besides that, papers [7, 6] also used probabilistic analysis in congestion estimation with buffer planning.

Even though interconnect-driven floorplanners can perform congestion optimization and buffer planning effectively, there is a significant penalty on runtime. In this paper, we propose an approach to reduce interconnect cost by searching alternative packings. We have found that if there is a packing  $F$  containing some rectangular supermodules, we can rearrange the blocks in the supermodules to obtain a new packing with the same area as  $F$  but with possibly smaller interconnect cost. In general, we can apply this approach on the final floorplan solution for different purposes such as congestion reduction and buffer planning.

This paper is organized as follows. There will be an overview of our method in section II. We will discuss the method of searching alternative packings in details in section III. The implementation of a floorplanner with alternative packing searching will be discussed in section IV. Experimental results will be shown in section V. Finally, we will give a conclusion in section VI.

## II. OVERVIEW OF THE METHOD

In this section, we will have an overview of the method of searching alternative packings. We define an alternative packing of a floorplan as follows.

**Definition 1** *Given a floorplan  $F$  of a set of modules, an alternative packing of  $F$  is another floorplan that has the same area as  $F$ , independent of the module dimensions.*

An example of the alternative packings is shown in figure 1. In our method, we want to find all the alternative packings of a floorplan solution. Generally, alternative

packings can be obtained by flipping some rectangular supermodules in a floorplan horizontally, vertically or both horizontally and vertically.




Fig. 1. Example of alternative packings

Since all alternative packings have the same area, their areas are not required to be calculated again. However, the interconnect cost may be different because the locations of some modules have been changed. We can then find one with the minimum interconnect cost among all the alternative packings. It means that the interconnect cost can be further optimized while keeping the area of the packing unchanged. In our floorplanner, we will apply this method to further optimize the interconnect cost of the final floorplan.

### III. SEARCHING ALTERNATIVE PACKINGS

In figure 1, there is a rectangular supermodule  $X$  containing four modules in the packing. We can change the packings while preserving the area by three ways: flipping  $X$  horizontally, flipping  $X$  vertically and flipping  $X$  horizontally and vertically (we call this a diagonal flip). In the method of searching alternative packings, we will use sequence pair to represent a floorplan. We can obtain alternative packings with the same area by working on the sequence pair representations only. In this section, we will discuss how we can find an alternative sequence pair from a given sequence pair  $(S_1, S_2)$  such that the packing represented by the alternative sequence pairs will have the same area as that represented by  $(S_1, S_2)$  independent of the dimensions of the modules.

#### A. Rectangular Supermodules in Sequence Pair

In order to construct alternative packings, we need to find all the rectangular supermodules in the given floorplan solution. We define a *rearrangible module set* in a sequence pair as follows.

**Definition 2** Given a sequence pair  $(S_1, S_2)$ , a set of two or more modules forms a rearrangible module set if they form contiguous sub-sequences in both  $S_1$  and  $S_2$ .

An example is shown in figure 1. In this example, the packing is represented by the sequence pair (1264753, 4567132). The set of modules {4, 5, 6, 7} has formed contiguous sub-sequences in both  $S_1$  and  $S_2$ . Thus, the set of modules {4, 5, 6, 7} is a rearrangible module set according to the above definition. In addition, the set of modules {4, 5, 6, 7} will form a rectangular supermodule in the packing according to the following theorem.

**Theorem 1** Given a sequence pair  $(S_1, S_2)$  and its corresponding packing  $F$ , the set of modules in a rearrangible module set will form a rectangular supermodule in  $F$  independent of the dimensions of the modules.

**Proof** Given a set of modules  $M_r$  in a rearrangible module set, the modules in  $M_r$  form a contiguous sub-sequence  $s_{r1}$  in  $S_1$  and form a contiguous sub-sequence  $s_{r2}$  in  $S_2$ . Consider the relationships between the modules in  $M_r$  and the other modules not in  $M_r$ . If a module  $m_i \notin M_r$  is on the left of a module in  $M_r$ , the sequence pair of the given floorplan should be  $(\dots m_i \dots s_{r1} \dots, \dots m_i \dots s_{r2} \dots)$ . It means that  $m_i$  is on the left of all the modules in  $M_r$ . The same argument follows for  $m_i$  lying on the right of the modules in  $M_r$ . Similarly, if a module  $m_i \notin M_r$  is above a module in  $M_r$ , the sequence pair of the given floorplan should be  $(\dots m_i \dots s_{r1} \dots, \dots s_{r2} \dots m_i \dots)$ . It means that  $m_i$  is above all the modules in  $M_r$ . The same argument follows for  $m_i$  lying below the modules in  $M_r$ . Thus, the horizontal and vertical relationships between the modules in  $M_r$  and all the other modules not in  $M_r$  are identical. As a result, the set of modules in a rearrangible module set will form a rectangular supermodule in the packing independent of the dimensions of the modules.  $\square$

#### B. Finding rearrangible module sets

In order to construct all the alternative packings (alternative sequence pairs) of a given floorplan  $F$ , we need to find all the rectangular supermodules (rearrangible module sets) in  $F$ . In this section, we will discuss how we can find all the rearrangible module sets from a given sequence pair effectively. Consider a sequence pair  $(S_1, S_2)$  where  $S_1 = s_{11}s_{12}\dots s_{1n}$  and  $S_2 = s_{21}s_{22}\dots s_{2n}$  where  $n$  is the total number of modules. If a contiguous sub-sequence in  $S_1$  contains two modules, the sub-sequence should be  $(s_{1i}s_{1i+1})$  for some  $1 \leq i \leq n-1$ . If a contiguous sub-sequence in  $S_1$  contains three modules, the sub-sequence should be  $(s_{1i}s_{1i+1}s_{1i+2})$  for some  $1 \leq i \leq n-2$ . Similarly, if a contiguous sub-sequence in  $S_1$  contains  $n-1$  modules, the sub-sequence should be  $(s_{11}\dots s_{1n-1})$  or  $(s_{12}\dots s_{1n})$ . Notice that the sub-sequences cannot contain more than  $n-1$  modules. The total number of contiguous sub-sequences in  $S_1$ :

$$2 + \dots + (n-2) + (n-1) = \frac{(n+1)(n-2)}{2}$$



### (a) Vertical Flip

Horizontal relationship:

after swapping

$$(...m_{i..} m_{j..} , ...m_{p..} m_{p..}) \longrightarrow (...m_{p..} m_{p..} , ...m_{i..} m_{j..})$$

Vertical relationship:

after swapping

$$(...m_{i..} m_{j..} , ...m_{p..} m_{p..}) \longrightarrow (...m_{p..} m_{p..} , ...m_{i..} m_{j..})$$

### (b) Horizontal Flip

Horizontal relationship:

after swapping

$$(...m_{i..} m_{j..} , ...m_{p..} m_{p..}) \longrightarrow (...m_{p..} m_{p..} , ...m_{i..} m_{j..}) \longrightarrow (...m_{p..} m_{p..} , ...m_{i..} m_{j..})$$

Vertical relationship:

after swapping

$$(...m_{i..} m_{j..} , ...m_{p..} m_{p..}) \longrightarrow (...m_{p..} m_{p..} , ...m_{i..} m_{j..}) \longrightarrow (...m_{p..} m_{p..} , ...m_{i..} m_{j..})$$

### (c) Diagonal Flip

Horizontal relationship:

after reversal

$$(...m_{i..} m_{j..} , ...m_{p..} m_{p..}) \longrightarrow (...m_{p..} m_{p..} , ...m_{i..} m_{j..})$$

Vertical relationship:

after reversal

$$(...m_{i..} m_{j..} , ...m_{p..} m_{p..}) \longrightarrow (...m_{p..} m_{p..} , ...m_{i..} m_{j..})$$

Fig. 4. Vertical flip

rearrangeable module sets in  $(S_1, S_2)$ . According to theorem 1, the modules in a rearrangeable module set should form a rectangular supermodule in the packing. The rearrangements should be identical to performing a horizontal flip, vertical flip or diagonal flip on the supermodule.

Given a sequence  $s$ , we use  $\tilde{s}$  to denote the sequence obtained by writing  $s$  in the reversed order. For example, if  $s = 123$ ,  $\tilde{s} = 321$ . We can perform horizontal and vertical flip by swapping or reversing the rearrangeable sub-sequences.

## C.1 Vertical Flip

Figure 1 shows a packing corresponding to the sequence pair  $(1264753, 4567132)$  with a rearrangeable module set  $\{4, 5, 6, 7\}$ . To perform a vertical flip on the supermodule formed by  $(S_1, S_2) = (6475, 4567)$ , we swap  $S_1$  and  $S_2$ :  $S_{v1} = S_2$  and  $S_{v2} = S_1$ . Before swapping, if a module  $m_i$  is on the left of  $m_j$  in the initial packing,  $m_i$  should be in front of  $m_j$  in both  $S_1$  and  $S_2$ . After swapping,  $m_i$  is still in front of  $m_j$  in both  $S_{v1}$  and  $S_{v2}$ . Thus, the horizontal relationships between the modules are preserved. On the other hand, if a module  $m_i$  is above  $m_j$  before swapping,  $m_i$  should be in front of  $m_j$  in  $S_1$  and after  $m_j$  in  $S_2$ . After swapping,  $m_i$  is after  $m_j$  in  $S_{v1}$  and in front of  $m_j$  in  $S_{v2}$ . Thus, the vertical relationships between the modules will be reversed. An illustration is shown in figure 4a.

## C.2 Horizontal Flip

When we perform horizontal flip, we reverse and swap the sequences:  $S_{h1} = \tilde{S}_2$  and  $S_{h2} = \tilde{S}_1$ . If a module  $m_i$  is on the left of  $m_j$  in the original packing,  $m_i$  should be in front of  $m_j$  in both  $S_1$  and  $S_2$  before the reversal but  $m_i$  will be after  $m_j$  after the reversal. Then we perform

swapping which has no effect on the horizontal relationships between the modules. As a result, the horizontal relationships between the modules will be reversed. On the other hand, if a module  $m_i$  is above  $m_j$  in the original packing,  $m_i$  should be in front of  $m_j$  in  $S_1$  and after  $m_j$  in  $S_2$ . After the reversal,  $m_i$  will become after  $m_j$  in  $\tilde{S}_1$  and in front of  $m_j$  in  $\tilde{S}_2$ . We then perform swapping by which the vertical relationships will be reversed once again. As a result, the vertical relationships between the modules are unchanged. An illustration is shown in figure 4b.

## C.3 Diagonal Flip

Finally, we perform diagonal flip. Actually, this can be considered as performing a horizontal or vertical flip first and then followed by the other one. Thus  $S_{d1} = S_{h2} = \tilde{S}_1$  and  $S_{d2} = S_{h1} = \tilde{S}_2$ , or  $S_{d1} = \tilde{S}_{v2} = \tilde{S}_1$  and  $S_{d2} = \tilde{S}_{v1} = \tilde{S}_2$ . As a result,  $S_{d1} = \tilde{S}_1$  and  $S_{d2} = \tilde{S}_2$ . An illustration is shown in figure 4c.

After finding all the rearrangeable module sets, we can obtain the alternative packings by applying vertical flips, horizontal flips or diagonal flips on those sub-sequences.

## IV. IMPLEMENTATION

In order to evaluate the method of searching alternative packings in improving interconnect cost, we have implemented this method in an interconnect-driven floorplanner that uses half-perimeter estimation on wirelength calculation and uses sequence pair as the floorplan representation. In this floorplanner, we propose a three step process to reduce interconnect cost. First, we find all the rearrangeable module sets of a give sequence pair  $(S_1, S_2)$  by FRMS. Then the alternative sequence pairs are obtained by swapping and reversing some rearrangeable module sets in  $(S_1, S_2)$ . Finally, we optimize the interconnect cost by selecting the alternative packing with the minimum wirelength. Since all the alternative packings have the same area, there is no area penalty on picking different alternative packings.

### A. Re-calculation of Interconnect Cost

After we have found the alternative sequence pairs, we need to re-calculate the interconnect cost. It is time consuming if we need to re-construct the horizontal and vertical constraint graphs whenever an alternative sequence pair is obtained.

In our floorplanner, we can calculate the new positions of the modules in the alternative packings by the following method. First of all, a rearrangeable module set will form a rectangular supermodule in the packing. We can thus obtain the co-ordinates of the upper right corner  $(x_{up}, y_{up})$  and the co-ordinates of the lower left corner  $(x_{low}, y_{low})$  of the rectangular supermodule. Then we can estimate the new positions of the modules in the rearrangeable module

sets by the following equations according to the operations.

Horizontal flip,

$$x_{new} = x_{low} + (x_{up} - x_{old} - length) \quad (1)$$

$$y_{new} = y_{old}$$

Vertical flip,

$$x_{new} = x_{old} \quad (2)$$

$$y_{new} = y_{low} + (y_{up} - y_{old} - height)$$

Diagonal flip,

$$x_{new} = x_{low} + (x_{up} - x_{old} - length) \quad (3)$$

$$y_{new} = y_{low} + (y_{up} - y_{old} - height)$$

where  $(x_{old}, y_{old})$  is the position of the module before flipping,  $(x_{new}, y_{new})$  is the position of the module after flipping, and  $length$  and  $height$  are the length and height of the module respectively.

From the above equations, we can find the new positions of the modules in the alternative packings efficiently.

### B. Cost Function

We use simulated annealing in our floorplanner. Simulated annealing is an iterative and non-deterministic optimization technique. We use the following cost function:

$$Cost = Area + \alpha \times Wire$$

where  $Area$  is the area of the floorplan,  $Wire$  is the total wirelength (half-perimeter estimation is used),  $\alpha$  is a parameter. This parameter will be set at the beginning of the simulated annealing process according to the ratio of importance of the area term and the wirelength term. This can be done by performing a sequence of random walks at the beginning of the annealing process and sampling the average values of these penalty terms. The value of  $\alpha$  can then be computed accordingly.

### C. Time Complexity

According to the algorithm of FRMS, we need to scan all the possible sub-sequences. If the packing contains  $n$  modules, there will be two sub-sequences with  $n - 1$  modules, three sub-sequences with  $n - 2$  modules, ..., and  $n$  sub-sequences with one module. Therefore, we need to scan  $2+3+\dots+n-1+n$  times which is equal to  $\frac{(n+2)(n-1)}{2}$ . As a result, the time complexity is  $O(n^2)$ .

## V. EXPERIMENTAL RESULTS

We have implemented two floorplanners, a floorplanner  $F1$  based on simulated annealing that applies the three step process of searching alternative packings to reduce the interconnect cost of the final floorplan solution only

and a floorplanner  $F2$  that applies the three step process to reduce the interconnect cost of every intermediate floorplan solution in the annealing process.

In the experiments, we use half-perimeter estimation in wirelength computation. The data sets used in the experiments are  $hp$ ,  $ami33$ ,  $ami49$ ,  $playout$  and six randomly generated data sets. Each result shown in table II and III is the average value obtained by performing an experiment eight times. The information of the data sets is shown in table I.

Cases	No. of modules	No. of Nets	Cases	No. of modules	No. of Nets
$c30\_1$	30	1000	$c50\_3$	50	2500
$c30\_2$	30	1000	$hp$	10	83
$c30\_3$	30	1000	$ami33$	33	123
$c50\_1$	50	2500	$ami49$	49	408
$c50\_2$	50	2500	$playout$	62	1161

TABLE I  
INFORMATION OF DATA SETS

Table II shows the improvement in wirelength after searching alternative packings of the final floorplan solution. As the time penalty for searching alternative packings of the final floorplan solution is so small, i.e., less than 0.1% for all test cases, and the improvement on wirelength is guaranteed, it is desirable to apply the method. However, the average improvement on wirelength is not big because the number of alternative packings is limited and the final solution is already optimized in interconnect cost by the annealing process.

From table II, we can see that the improvement will increase when the weight of wirelength in the cost function is reduced. It is because when the weight of wirelength in the cost function is reduced, the wirelength will be less optimized in the solution of the simulated annealing process. This may result in an increase in the differences in wirelength between a packing and its alternative packings. As a result, both the average improvement and the maximum improvement increase when the weight of wirelength in the cost function is reduced.

Comparing the floorplanner  $F1$  and  $F2$  in table III, we can see that the result between  $F1$  and  $F2$  is similar. However, the runtime of  $F1$  is much faster than that of  $F2$ . We can conclude that applying the three step process of searching alternative packings to reduce the interconnect cost of the final floorplan solution is good enough and there is no need to apply the method to all intermediate floorplan solutions in the annealing process.

## VI. CONCLUSION

In this paper, we present a new method to reduce interconnect cost by searching alternative packings. We have

Cases	<sup>1</sup> $r = 2$		$r = 4$	
	Mean Improvement in Wire-length	Max. Improvement in Wire-length	Mean Improvement in Wire-length	Max. Improvement in Wire-length
<i>c30_1</i>	0.11%	0.88%	0.32%	1.05%
<i>c30_2</i>	0.06%	0.48%	0.07%	0.53%
<i>c30_3</i>	0.13%	1.04%	0.32%	1.55%
<i>c50_1</i>	0.12%	0.95%	0.23%	1.74%
<i>c50_2</i>	0.03%	0.28%	0.12%	0.93%
<i>c50_3</i>	0.08%	0.67%	0.46%	1.94%
<i>hp</i>	0.18%	1.28%	0.52%	4.25%
<i>ami33</i>	0.16%	0.95%	0.36%	2.74%
<i>ami49</i>	0.06%	0.39%	0.26%	2.01%
<i>playout</i>	0.06%	0.19%	0.07%	0.49%

$$^1 \alpha \approx \frac{\text{wirelength} * r}{\text{area}}$$

TABLE II

MAXIMUM AND AVERAGE IMPROVEMENT ON WIRELENGTH BY APPLYING THE METHOD OF SEARCHING ALTERNATIVE PACKINGS ON THE FINAL SOLUTION FLOORPLAN

found that if a packing  $F$  contains some rectangular supermodules, we can rearrange the blocks in the supermodules to obtain a new packing with the same area as  $F$  but possibly with an improved interconnect cost. In our implementation, we find all the rearrangeable module sets in a sequence pair and then obtain the alternative sequence pairs by performing swapping or reversing on the rearrangeable module sets. The wirelengths of the alternative packings can be calculated easily without re-construction of the horizontal and vertical constraint graphs. According to the experimental results, our floorplanner can reduce interconnect cost without any penalty in area or runtime.

## REFERENCES

- [1] C. C. Chang, J. Cong, D. Z. Pan, and X. Yuan. Interconnect-driven floorplanning with fast global wiring planning and optimization. In *Proc. SRC Tech. Conference*, 2000.
- [2] H. M. Chen, H. Zhou, F. Y. Young, D. Wong, H. H. Yang, and N. Sherwani. Integrated floorplanning and interconnect planning. In *Proceedings of IEEE International Conference on Computer-Aided Design*, pages 354–357, 1999.
- [3] G. Huang, X. L. Hong, C. Qiao, and Y. Cai. A timing-driven block placer based on sequence pair model. In *Proceedings of ASP-ACM/IEEE Design Automation Conference*, pages 249–252, 1999.
- [4] J. Lou, S. Krishnamoorthy, and H. S. Sheng. Estimating routing congestion using probabilistic analysis.

Cases		Area ( $10^3 \mu m^2$ )	Wire-length ( $10^3 \mu m$ )	<sup>1</sup> New Wirelength ( $10^3 \mu m$ )	Run-time (s)
<i>c30_1</i>	<i>F1</i>	561.64	656.83	652.56	73.98
	<i>F2</i>	562.30	655.49	—	381.79
<i>c30_2</i>	<i>F1</i>	355.14	592.47	591.32	71.59
	<i>F2</i>	356.72	589.98	—	441.64
<i>c30_3</i>	<i>F1</i>	279.36	525.12	521.08	73.18
	<i>F2</i>	280.42	522.08	—	539.19
<i>c50_1</i>	<i>F1</i>	578.54	1824.25	1820.81	188.55
	<i>F2</i>	577.98	1815.46	—	708.63
<i>c50_2</i>	<i>F1</i>	509.09	1786.42	1784.25	188.06
	<i>F2</i>	511.21	1783.15	—	612.93
<i>c50_3</i>	<i>F1</i>	929.61	2392.52	2380.09	192.37
	<i>F2</i>	928.98	2382.12	—	639.12
<i>hp</i>	<i>F1</i>	9.881	5.399	5.389	1.69
	<i>F2</i>	9.879	5.340	—	7.56
<i>ami33</i>	<i>F1</i>	1213.47	73.55	73.25	13.49
	<i>F2</i>	1213.30	73.49	—	81.79
<i>ami49</i>	<i>F1</i>	38080	1093.67	1092.09	33.18
	<i>F2</i>	37940	1117.91	—	89.09
<i>playout</i>	<i>F1</i>	957.75	676.26	675.81	101.36
	<i>F2</i>	955.14	680.63	—	308.56

<sup>1</sup> Further optimized by searching alternative packings.

TABLE III  
COMPARISONS BETWEEN  $F1$  AND  $F2$ 

In *Proceedings of International Symposium on Physical Design*, pages 112–117, 2001.

- [5] S. M. Sait, H. Youssef, S. Tanvir, and M. S. T. Benten. Timing influenced general-cell genetic floorplanner. In *Proceedings of the ASP-ACM/IEEE Design Automation Conference 95/CHDL 95 /VLSI 95*, pages 135–140, 1995.
- [6] C. W. Sham, W. C. Wong, and E. F. Y. Young. Congestion estimation with buffer planning in floorplan design. In *Proceedings of Design, Automation and Test in Europe Conference and Exhibition*, pages 696–701, 2002.
- [7] C. W. Sham and E. F. Y. Young. Routability-driven floorplanning with buffer planning. In *Proceedings of International Symposium on Physical Design*, pages 50–55, 2002.
- [8] M. Wang, X. Yang, and M. Sarrafzadeh. Congestion minimization during placement. In *IEEE Transactions on CAD of Integrated Circuit and System*, pages 1140–1148, October 2000.
- [9] H. Youssef, S. M. Sait, and K. J. Al-Farra. Timing influenced force directed floorplanning. In *Proceedings of 32th ACM/IEEE Design Automation Conference*, pages 156–161, 1995.