CENG 3420 Lecture 06: Datapath

Bei Yu

byu@cse.cuhk.edu.hk

香港中文大學

The Chinese University of Hong Kong

The Processor: Datapath & Control

□ We're ready to look at an implementation of the MIPS \Box Simplified to contain only:

- memory-reference instructions: **lw, sw**
- arithmetic-logical instructions: **add, addu, sub, subu, and, or, xor, nor, slt, sltu**
- arithmetic-logical immediate instructions: **addi, addiu, andi, ori, xori, slti, sltiu**
- control flow instructions: **beq, j**

Generic implementation:

 \bullet use the program counter (PC) to supply the instruction address and fetch the instruction from memory (and update the PC)

- decode the instruction (and read registers)
- **execute the instruction**

Abstract Implementation View

□ Two types of functional units:

- elements that operate on data values (combinational)
- elements that contain state (sequential)

□ Single cycle operation

□ Split memory (Harvard) model - one memory for instructions and one for data

Fetching Instructions

Q Fetching instructions involves

- reading the instruction from the Instruction Memory
- updating the PC value to be the address of the next (sequential) instruction

- PC is updated every clock cycle, so it does not need an explicit write control signal
- Instruction Memory is read every clock cycle, so it doesn't need an explicit read control signal

Decoding Instructions

Q Decoding instructions involves

● sending the fetched instruction's opcode and function field bits to the control unit

● reading two values from the Register File

- Register File addresses are contained in the instruction

Reading Registers "Just in Case"

- **□** Note that both RegFile read ports are active for all instructions during the Decode cycle using the rs and rt instruction field addresses
	- Since haven't decoded the instruction yet, don't know what the instruction is !
	- *Just in case* the instruction uses values from the RegFile do "work ahead" by reading the two source operands

Which instructions *do* make use of the RegFile values?

Q All instructions (except **j**) use the ALU after reading the registers. Please analyze memoryreference, arithmetic, and control flow instructions.

Executing R Format Operations

q R format operations (**add, sub, slt, and, or**)

• perform operation (op and funct) on values in rs and rt

• store the result back into the Register File (into location rd)

● Note that Register File is not written every cycle (e.g. sw), so we need an explicit write control signal for the Register File

Consider the s1t Instruction

Q Remember the R format instruction s lt

 $s1t$ \$t0, \$s0, \$s1 # if \$s0 < \$s1 $#$ then $$t0 = 1$ $#$ else $$t0 = 0$

• Where does the 1 (or 0) come from to store into \$t0 in the Register File at the end of the execute cycle?

Executing Load and Store Operations □ Load and store operations have to I-Type: op rs rt address offset 31 25 20 15 0

- compute a memory address by adding the base register (in rs) to the 16-bit signed offset field in the instruction
	- base register was read from the Register File during decode
	- offset value in the low order 16 bits of the instruction must be sign extended to create a 32-bit signed value
- store value, read from the Register File during decode, must be written to the Data Memory
- load value, read from the Data Memory, must be stored in the Register File

Executing Load and Store Operations, con't

Executing Branch Operations

□ Branch operations have to

- compare the operands read from the Register File during decode (rs and rt values) for equality (**zero** ALU output)
- \bullet compute the branch target address by adding the updated PC to the sign extended16-bit signed offset field in the instruction
	- "base register" is the updated PC
	- offset value in the low order 16 bits of the instruction must be sign extended to create a 32-bit signed value and then shifted left 2 bits to turn it into a word address

Executing Branch Operations, con't

Executing Jump Operations

 \Box Jump operations have to

● replace the lower 28 bits of the PC with the lower 26 bits of the fetched instruction shifted left by 2 bits

Creating a Single Datapath from the Parts

- \Box Assemble the datapath elements, add control lines as needed, and design the control path
- **Q** Fetch, decode and execute each instruction in one clock cycle – single cycle design
	- no datapath resource can be used more than once per instruction, so some must be duplicated (e.g., why we have a separate Instruction Memory and Data Memory)
	- to share datapath elements between two different instruction classes will need multiplexors at the input of the shared elements with control lines to do the selection

□ Cycle time is determined by length of the longest path

Fetch, R, and Memory Access Portions

Multiplexor Insertion

Clock Distribution

System Clock

Adding the Branch Portion

Our Simple Control Structure

\Box We wait for everything to settle down

- ALU might not produce "right answer" right away
- Memory and RegFile reads are combinational (as are ALU, adders, muxes, shifter, signextender)
- Use write signals along with the clock edge to determine when to write to the sequential elements (to the PC, to the Register File and to the Data Memory)
- \Box The clock cycle time is determined by the logic delay through the longest path

We are ignoring some details like register setup and hold times

Summary: Adding the Control

- □ Selecting the operations to perform (ALU, Register File and Memory read/write)
- \Box Controlling the flow of data (multiplexor inputs)
- Information comes from the 32 bits of the instruction

- addr. of register to be written is in one of two places $-$ in rt (bits 20-16) for lw; in rd (bits 15-11) for R-type instructions
- offset for beq, lw, and sw always in bits 15-0

(Almost) Complete Single Cycle Datapath

ALU Control

ALU's operation based on instruction type and function code

□ Notice that we are using different encodings than in the book

EX: ALU Control, Con't

- □ Controlling the ALU uses of multiple decoding levels
	- main control unit generates the ALUOp bits
	- ALU control unit generates ALUcontrol bits

ALU Control Truth Table Our ALU m control input

Add/subt Mux control

□ Four, 6-input truth tables

ALU Control Logic

 \Box From the truth table can design the ALU Control logic

(Almost) Complete Datapath with Control Unit

R-type Instruction Data/Control Flow

Store Word Instruction Data/Control Flow

Load Word Instruction Data/Control Flow

Branch Instruction Data/Control Flow

Control Unit Logic

 \Box From the truth table can design the Main Control logic

Review: Handling Jump Operations

\Box Jump operation have to

● replace the lower 28 bits of the PC with the lower 26 bits of the fetched instruction shifted left by 2 bits

Adding the Jump Operation

EX: Main Control Unit of j

Single Cycle Implementation Cycle Time

- \Box Unfortunately, though simple, the single cycle approach is not used because it is very slow
- \Box Clock cycle must have the same length for every instruction

■ What is the longest path (slowest instruction)?

EX: Instruction Critical Paths

□ Calculate cycle time assuming negligible delays (for muxes, control unit, sign extend, PC access, shift left 2, wires) except:

- Instruction and Data Memory (4 ns)
- ALU and adders (2 ns)
- Register File access (reads or writes) (1 ns)

Single Cycle Disadvantages & Advantages

- \Box Uses the clock cycle inefficiently the clock cycle must be timed to accommodate the slowest instr
	- especially problematic for more complex instructions like floating point multiply

 \Box May be wasteful of area since some functional units (e.g., adders) must be duplicated since they can not be shared during a clock cycle

but

 \Box It is simple and easy to understand