

香港中文大學 The Chinese University of Hong Kong

CENG3420

Lab 2-1: RISC-V RV32I Assembler

Chen BAI Department of Computer Science & Engineering Chinese University of Hong Kong cbai@cse.cuhk.edu.hk

Spring 2022

1 Introduction

- 2 Introduction to RV32I
- 3 RISCV-LC RV32I Specifications
- 4 Lab 2-1 Assignment

Introduction

- Assembly language symbolic (RISC-V, MIPS, ARM, X86, LC-3b, ...)
- Machine language binary
- Assembler is a program that
 - turns symbols into machine instructions.
 - EX: lc3b_asm, riscv64-unknown-elf-as, ...
- Simulator is a program that
 - mimics the behavior of a processor
 - usually in high-level language
 - EX: lc3b_sim, spike, ...

Introduction LC-3b

- LC-3b: Little Computer 3, b version.
- Relatively simple instruction set
- Most used in teaching for CS & CE
- Developed by Yale Patt@UT & Sanjay J. Patel@UIUC





Introduction RISCV-LC

- RISC-V 32 general-purpose registers
- 32-bit data and address
- 28+ instructions (including pseudo instructions)

Plus 4 special-purpose registers:

- Program Counter (PC)
- Instruction Register (IR)
- Memory Access Register (MAR)
- Memory Data Register (MDR)

NOTICE

To make labs easy, I have added some self-defined directives!

Introduction to RV32I

- Instruction encoding width is 32-bit.
- Align on a four-byte boundary in memory
- Manipulate integer numbers.
- Our labs are based on RV32I version 2.0.

• Four core instruction formats



Two variants of the instruction formats



Why does the RISC-V specification add two variant instructions B/J?

Introduction to RV32I



Immediate values encodings

- Integer Computational Instructions
- Control Transfer Instructions
- Load and Store Instructions
- Memory Odering Instructions
- Environment Call and Breakpoints
- HINT Instructions

- Integer Register-Immediate Instructions
- Integer Register-Register Instructions
- NOP Instructions

Introduction to RV32I Integer Register-Immediate Instructions

| 31 | | | 20 19 | 15 14 | 1 | 12 11 | 7 6 | 0 |
|--------------------|-----------|-----------------------------|----------------------|--------|----------|---------------|--------|---|
| | imm[| 11:0] | rs1 | func | et3 | $^{\rm rd}$ | opcode | |
| | 1 | 2 | 5 | 3 | | 5 | 7 | |
| | I-immed | iate[11:0] | src | ADDI/S | LTI[U |] dest | OP-IMM | |
| | I-immed | iate[11:0] | src | ANDI/O | RI/X0 | ORI dest | OP-IMM | |
| | | | | | | | | |
| | | | | | | | | |
| 31 | 25 | 5 24 20 | 19 1 | 5 14 | 12 | 11 | 7 6 | 0 |
| i | imm[11:5] | $\operatorname{imm}[4:0]$ | rs1 | funct3 | | \mathbf{rd} | opcode | |
| | 7 | 5 | 5 | 3 | | 5 | 7 | |
| | 0000000 | $\operatorname{shamt}[4:0]$ | src | SLLI | | dest | OP-IMM | |
| | 0000000 | shamt[4:0] | src | SRLI | | dest | OP-IMM | |
| | 0100000 | $\operatorname{shamt}[4:0]$ | src | SRAI | | dest | OP-IMM | |
| | | | | | | | | |
| | | | | | | | | |
| 31 | 1 | | | | $12 \ 1$ | 1 7 | 7 6 | 0 |
| imm[31:12] | | | | | | \mathbf{rd} | opcode | |
| 20 | | | | | | 5 | 7 | |
| U-immediate[31:12] | | | | | | dest | LUI | |
| | | U-immedia | ate[31:12] | | | dest | AUIPC | |
| | | | | | | | 0 0 | |

| 31 | 25 | 24 | 20 19 | 15 14 | 12 | 11 | 76 | 0 |
|--------|----|-----------------------|-----------------------|---------------|----------|-----------------------|--------|---|
| funct7 | | rs2 | rs1 | fı | unct3 | rd | opcode | |
| 7 | | 5 | 5 | | 3 | 5 | 7 | |
| 000000 | 0 | $\operatorname{src2}$ | $\operatorname{src1}$ | ADD/ | SLT/SLTU | U dest | OP | |
| 000000 | 0 | $\operatorname{src2}$ | $\operatorname{src1}$ | AND/ | OR/XOR | dest | OP | |
| 000000 | 0 | $\operatorname{src2}$ | $\operatorname{src1}$ | \mathbf{SL} | L/SRL | dest | OP | |
| 010000 | 0 | $\operatorname{src2}$ | $\operatorname{src1}$ | SU | B/SRA | dest | OP | |



- Unconditional Jumps
- Conditional Branches

Unconditional Jumps

| 31 | 30 | 21 | 20 | 19 | | 12 | 11 | | 7 | 6 | | 0 |
|---------|--------------|-------|-------|-----|-------|-----|----|-----------------------|---|---|--------------|---|
| imm[20] | imm[10:1] | im | n[11] | imm | 1[19: | 12] | | rd | | | opcode | |
| 1 | 10 | | 1 | | 8 | | | 5 | | | 7 | |
| | offset[20 | 0:1] | | | | | | dest | | | $_{\rm JAL}$ | |
| | | | | | | | | | | | | |
| 31 | | 20 19 | | 15 | 14 | 12 | 11 | | 7 | 6 | | 0 |
| | imm[11:0] | | rs1 | | fun | ct3 | | rd | | | opcode | |
| | 12 | | 5 | | 3 | | | 5 | | | 7 | |
| | offset[11:0] | | base | | 0 | | | dest | | | JALR | |

| 31 | 30 | 25 | 24 | 20 | 19 | 15 | 14 | | 12 | 11 | 8 | 7 | 6 | | 0 |
|---------|-----------|----|-----------------------|----|-----------------------|----|----|--------|----|----------|----|---------|---|--------|---|
| imm[12] | imm[10:5 |] | rs2 | | rs1 | | | funct3 | | imm[4:1] | | imm[11] | | opcode | |
| 1 | 6 | | 5 | | 5 | | | 3 | | 4 | | 1 | | 7 | |
| offset | [12 10:5] | | $\operatorname{src2}$ | | $\operatorname{src1}$ | | В | EQ/BNI | E | offset[| 11 | [4:1] | | BRANCH | |
| offset | [12 10:5] | | $\operatorname{src2}$ | | $\operatorname{src1}$ | | | BLT[U] | | offset[| 11 | 4:1] | | BRANCH | |
| offset | [12 10:5] | | $\operatorname{src2}$ | | $\operatorname{src1}$ | | | BGE[U] | | offset[| 11 | [4:1] | | BRANCH | |

The difference between RISC-V ISA and other ISA like MIPS, X86, ARM, SPARC?

Load and Store Instructions



The EEI will define whether the memory system is little-endian or big-endian. In RISC-V, endianness is byte-address invariant.

| 31 28 | 8 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 15 14 12 | 11 | 7 6 0 |
|---------------|------|-------|--------|----|----|------|-------|----|-----|----------|----|----------|
| fm | PI | PO | PR | PW | SI | SO | SR | SW | rs1 | funct3 | rd | opcode |
| 4 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 5 | 3 | 5 | 7 |
| \mathbf{FM} | | prede | ecesso | r | | succ | essor | | 0 | FENCE | 0 | MISC-MEM |

| 31 | $20 \ 19$ | $15 \ 14 \ 12$ | 11 | 7 6 0 |
|---------|-----------|-----------------|---------------------|--------|
| funct12 | rs1 | funct3 | rd | opcode |
| 12 | 5 | 3 | 5 | 7 |
| ECALL | 0 | \mathbf{PRIV} | 0 | SYSTEM |
| EBREAK | 0 | PRIV | 0 | SYSTEM |

HINT Instructions

HINTs are encoded as integer computational instructions with rd=x0

| Instruction | Constraints | Code Points | Purpose |
|-------------|-------------------------------|-----------------|----------------------------------|
| LUI | <i>rd</i> =x0 | 2 ²⁰ | |
| AUIPC | rd=x0 | 2^{20} | |
| ADDI | rd=x0, and either | 217 1 | |
| ADDI | $rs1 \neq x0$ or $imm \neq 0$ | 2 - 1 | |
| ANDI | rd=x0 | 217 | |
| ORI | rd=x0 | 217 | |
| XORI | rd=x0 | 217 | |
| ADD | rd=x0 | 2 ¹⁰ | Reserved for future standard use |
| SUB | rd=x0 | 2^{10} | |
| AND | rd=x0 | 2^{10} | |
| OR | rd=x0 | 2^{10} | |
| XOR | rd=x0 | 2^{10} | |
| SLL | rd=x0 | 2 ¹⁰ | |
| SRL | rd=x0 | 2 ¹⁰ | |
| SRA | rd=x0 | 2^{10} | |
| FENCE | pred=0 or succ=0 | $2^5 - 1$ | |
| SLTI | <i>rd</i> =x0 | 217 | |
| SLTIU | rd=x0 | 217 | |
| SLLI | rd=x0 | 2 ¹⁰ | |
| SRLI | rd=x0 | 2 ¹⁰ | Reserved for custom use |
| SRAI | rd=x0 | 2 ¹⁰ | |
| SLT | rd=x0 | 2 ¹⁰ | |
| SLTU | rd=x0 | 2 ¹⁰ | |

RISCV-LC RV32I Specifications

NOTICE

To make labs easy, I have added some self-defined directives!

- Label specification: do not support the colon, and labels should be on the same line with RV32I instructions
- No .data and .text directives
- Add one pseudo instruction: LA
- Add one self-customized directive: .FILL
- Add one halt instruction: HALT

Do not support the colon, and labels should be on the same line with RV32I instructions



The code snippet under our specifications

LA is translated to two RV32I instructions: lui and addi.



Translate la to lui and addi

.FILL is similar to .byte, .word, etc.



.FILL directive

Lab 2-1 Assignment

Lab 2-1 Assignment Pre-requisites

Get Latest Updates of the Lab

- Click https://github.com/baichen318.
- Follow my GitHub.

Follow me through GitHub, so that you can see any latest updates of the lab!

| Why GitHub? ~ Team Enterprise | Explore \vee Marketplace Pricing \vee | Starch 🕧 Sign in Sign up |) |
|--|---|--|---|
| the street | 🔟 Overview 🛛 Repositories 10 🗄 Projects 🗇 | Packages û Stars 25 | |
| | Popular repositories | | |
| Canal Section | ProcPDK45 Public This is the FreeDKLES VLA Process Development K0 for the 45 nm sectoragy • whole the freeDKLE VLA Process Development K0 for the 45 nm | thm (Public) Finde from approhiltion Count days learning compiler stack for cpu, gou and specialized accelerators ● Publicin ☆3 ¥1 | |
| Chen BAI baichen318 | Vim.config (Public) My own custom configurations for the Vim editor | chippard Public Foliad from scb-batthipped An Agle 815C-V SoC Design Framework with in-order cores, out-of- order cose, acceleration, and more An Agle 815C-V SoC Design Framework with in-order cores, out-of- order cose, acceleration, and more | |
| Follow St.18 followers - 19 following | • minister H 3 | V H Z | |
| ()) The Chinese University of Hong Kong | Respberry-Pi-SmartCar Public A smart car controlled by Respberry Pi, can recognize images through Tensorflow | Ornex_tool Public A general tool for ONNX models | |
| Achievements | ● Python ☆1 | ● Python 😰 1 | |
| > | 20 contributions in the last year | | |
| Highlights ☆ (mo) Block or Report | | | |

Lab 2-1 Assignment Pre-requisites

Get the RV32I Assembler

- \$ git clone https://github.com/baichen318/ceng3420.git
- \$ cd ceng3420
- \$ git checkout lab2.1

Compile (Linux/MacOS environment is suggested)

• \$ make

Run the assembler

• \$./asm benchmarks/isa.asm isa.bin # you can check the output machine code: isa.bin if you have implemented the assembler

Finish the RV32I assembler including 26+ instructions in asm.c as follows

- Pseudo instruction: la
- Integer Register-Immediate Instructions: slli, xori, srli, srai, ori, andi, lui
- Integer Register-Register Operations: sub, sll, xor, srl, sra, or, and
- Unconditional Jumps: jalr, jal
- Conditional Branches: bne, blt, bge
- Load and Store Instructions: lb, lh, lw, sb, sh, sw

These unimplemented codes are commented with Lab2-1 assignment

Verification of Implementations

Verify your codes with these benchmarks (inside the benchmarks directory)

- isa.asm
- count10.asm
- swap.asm

Compare your output with .bin file. If both of them are the same, you are correct! A quick verification command: \$ make validate # generate reports inside tools

Submission Method:

Submit the source code and report after the whole lectures of Lab2 into Blackboard.

Tips

Inside docs, there are three valuable documents for your reference!

- opcodes-rv32i: RV32I opcodes
- riscv-spec-20191213.pdf: RV32I specifications
- risc-v-asm-manual.pdf: RV32I assembly programming manual