CENG 3420 Computer Organization & Design

Lecture 15: Cache-1

Bei Yu CSE Department, CUHK byu@cse.cuhk.edu.hk

(Textbook: Chapters 5.3–5.4)

Spring 2022









Introduction





- A way to record which part of the Main Memory is now in cache
- Synonym: Cache line == Cache block
- Design concerns:
 - Be Efficient: fast determination of cache hits/ misses
 - Be Effective: make full use of the cache; increase probability of cache hits

Two questions to answer (in hardware)

Q1 How do we know if a data item is in the cache?

Q2 If it is, how do we find it?



Imagine: Trivial Conceptual Case

- Cache size == Main Memory size
- Trivial one-to-one mapping
- Do we need Main Memory any more?











- Cache size is much smaller than the Main Memory size
- A block in the Main Memory maps to a block in the Cache
- Many-to-One Mapping



Direct Mapping

Direct Mapping



Main Memory Block 0

Block 1

Block 127

Block 128

Block 129

Block 255

Block 256

Block 257

Block 4095

32nd



- $2^7 = 128$ Cache blocks
- $2^{(7+5)} = 4096$ main memory blocks





- Block j of main memory maps to block (j mod 128) of Cache (same colour in figure)
- Cache hit occurs if tag matches desired address



Memory address divided into 3 fields

- Main Memory Block number determines position of block in cache
- Tag used to keep track of which block is in cache (as many MM blocks can map to same position in cache)
- The **last bits** in the address selects target word in the block

Example: given an address (t,b,w) (16-bit)

- 1 See if it is already in cache by comparing t with the tag in block b
- 2 If not, cache miss! Replace the current block at b with a new one from memory block (t,b) (12-bit)



1 CPU is looking for [A7B4] MAR = 1010011110110100

- 2 Go to cache block 1111011, see if the tag is 10100
- If YES, cache hit!
- Otherwise, get the block into cache row 1111011

Direct Mapping Example 2



Cache

Index Valid Tag Data

00				ł	ł	ł	ł
01				ł	ł	ł	ł
10				ł	ł	ł	ł
11		ł	ł	ł	ł	ł	÷

Main Memory 0000xx 0001xx 0010xx 0011xx 0100xx 0101xx 0110xx 0111xx 1000xx 1001xx 1010xx 1011xx 1100xx 1101xx 1110xx 1111xx

12/20

Direct Mapping Example 2







Question: Direct Mapping Cache Hit Rate

Consider a 4-block empty Cache, and all blocks initially marked as not valid. Given the main memory word addresses "0 1 2 3 4 3 4 15", calculate Cache hit rate.





0 miss



1 miss 00 Mem(0) Mem(1) 00





3 miss

00	Mem(0)
00	Mem(1)
00	Mem(2)
00	Mem(3)



3 nit			
01	Mem(4)		
00	Mem(1)		
00	Mem(2)		
00	Mem(3)		

0.1.11

4 hit

01

00

00

00







8 requests, 6 misses

Example 3: MIPS



- One word blocks, cache size = 1K words (or 4KB)
- What kind of locality are we taking advantage of?



Example 4: MIPS w. Multiword Block



- Four words/block, cache size = 1K words
- What kind of locality are we taking advantage of?





Question: Multiword Direct Mapping Cache Hit Rate

Consider a 2-block empty Cache, and each block is with 2-words. All blocks initially marked as not valid. Given the main memory word addresses "0 1 2 3 4 3 4 15", calculate Cache hit rate.











4 hit

01	Mem(5)	Mem(4)		
00	Mem(3)	Mem(2)		

15 miss

1	<mark>1</mark> 01	Mem(5)	Mem(4)			
ľ	00	Mem(3)	Mem(2)			

8 requests, 4 misses



The number of bits includes both the storage for data and for the tags

- For a direct mapped cache with 2^{*n*} blocks, **n** bits are used for the index
- For a block size of 2^{*m*} words (2^{*m*+2} bytes), **m** bits are used to address the word within the block
- 2 bits are used to address the byte within the word



The number of bits includes both the storage for data and for the tags

- For a direct mapped cache with 2^{*n*} blocks, **n** bits are used for the index
- For a block size of 2^{*m*} words (2^{*m*+2} bytes), **m** bits are used to address the word within the block
- 2 bits are used to address the byte within the word

Size of the tag field?

$$32 - (n + m + 2)$$



The number of bits includes both the storage for data and for the tags

- For a direct mapped cache with 2^{*n*} blocks, **n** bits are used for the index
- For a block size of 2^m words (2^{m+2} bytes), **m** bits are used to address the word within the block
- 2 bits are used to address the byte within the word

Size of the tag field?

32 - (n + m + 2)

Total number of bits in a direct-mapped cache

 $2^n \times (\text{block size} + \text{tag field size} + \text{valid field size})$



Question: Bit number in a Cache

How many total bits are required for a direct mapped cache with <u>16KB</u> of data and <u>4-word</u> blocks assuming a <u>32-bit</u> address?