# CENG 3420 Computer Organization & Design

# Lecture 03: ISA Introduction


Bei Yu CSE Department, CUHK byu@cse.cuhk.edu.hk

(Textbook: Chapters 1.3 & 2.1)

Spring 2022


# Computer System






# Traditional Compilation Flow





## Below the Program





```
swap (int v[], int k)
(int temp;
    temp = v[k];
    v[k] = v[k+1];
    v[k+1] = temp;
)
```



#### Assembly language program


swap: sll \$2, \$5, 2

dd	\$2 <b>,</b>	\$4,	\$2
W	\$15,	0(\$	2)
W	\$16,	4(\$	2)
W	\$16,	0(\$	2)
W	\$15,	4(\$	2)
r	\$31		


#### • Machine (object) code

s s i

000000 00000 00101 000100001000000 000000 00100 00010 0001000000100000









Max # of operations?
















Processor fetches an instruction from memory






• Control decodes the instruction to determine what to execute






- Control decodes the instruction to determine what to execute
- Datapath executes the instruction as directed by control






- Processor fetches the next instruction from memory
- How does it know which location in memory to fetch from next?






### ISA – Bridge between Hardware & Software










# Two Key Principles of Machine Design



- 1) Instructions are represented as numbers and, as such, are indistinguishable from data
- Programs are stored in alterable memory (that can be read or written to) just like data Memory

Stored-Program Concept

- Programs can be shipped as files of binary numbers binary compatibility
- Computers can inherit ready-made software provided they are compatible with an existing ISA leads industry to align around a small number of ISAs



#### The language of the machine

• Want an ISA that makes it easy to build the hardware and the compiler while maximizing performance and minimizing cost

#### Our target: the **RISC-V** ISA

- similar to other ISAs developed since the 1980's
- RISC-V is originated from MIPS, the latter of which is used by Broadcom, Cisco, NEC, Nintendo, Sony, ...

#### Design Goals

Maximize performance, minimize cost, reduce design time (time-to-market), minimize memory space (embedded systems), minimize power consumption (mobile systems)



#### Complex Instruction Set Computer (CISC)

Lots of instructions of variable size, very memory optimal, typically less registers.

• Intel x86

#### Reduced Instruction Set Computer (RISC)

Instructions, all of a fixed size, more registers, optimized for speed. Usually called a "Load/Store" architecture.

• RISC-V, LC-3b, MIPS, Sun SPARC, HP PA-RISC, IBM PowerPC ...

- Used in many embedded systems
- E.g., Nintendo-64, Playstation 1, Playstation 2







#### **RISC** Philosophy

- fixed instruction lengths
- load-store instruction sets
- limited number of addressing modes
- limited number of operations
- Instruction sets are measured by how well compilers use them as opposed to how well assembly language programmers use them

#### Simplicity favors regularity

- fixed size instructions
- small number of instruction formats
- opcode always the first 6 bits

#### **Smaller** is faster

- limited instruction set
- limited number of registers in register file
- limited number of addressing modes

#### Make the common case fast

- arithmetic operands from the register file (load-store machine)
- allow instructions to contain immediate operands

#### Good design demands good compromises

• For RV32I, 4 base instruction formats (R/I/S/U) and 2 extended instruction formats (B/J)

