

## HW4 Review

Zhisheng ZHONG CSE Department, CUHK zszhong@link.cuhk.edu.hk

Spring 2022









<span id="page-2-0"></span>





Complete the form for different caches below:





<span id="page-4-0"></span>

For 
$$
S: C = B \times E \times S \rightarrow S = C/B/E,
$$
 (1)

For 
$$
s: s = \log_2(S)
$$
, (2)

<span id="page-4-2"></span><span id="page-4-1"></span>For 
$$
b: b = \log_2(B)
$$
, (3)

<span id="page-4-3"></span>For 
$$
t: t = m - (s + b)
$$
. (4)

According to Equations [\(1\)](#page-4-0), [\(2\)](#page-4-1), [\(3\)](#page-4-2), and [\(4\)](#page-4-3), we can fill the table:





<span id="page-5-0"></span>



A processor has a 32-bit memory address space (i.e. 32-bit addresses). The memory is broken into blocks of 32 bytes each. The computer also has a cache capable of storing 16K bytes.

- **1** How many blocks can the cache store?
- 2 **direct-mapping**:



3 **2-way set associative mapping**:





• 
$$
\#(\text{Block}) = 16 \text{ K bytes}/32 \text{ bytes} = (2^4 \times 2^{10})/2^5 = 2^9 = 512 \text{ blocks.}
$$

#### 2 **Direct mapping**



#### 3 **2-way set associate mapping**





Consider the following two empty caches, calculate cache hit rates for the reference word addresses: (a) "0, 4, 0, 4, 0, 4, 0, 4"; (b) "0, 3, 0, 3, 0, 3, 0, 3".





**Note**



**There is no direct mathematical relationship between the number way and set.** In this question, there is no block index for the 2-way associative mapping cache.  $4 = (100)_2$ ,  $3 = (011)_2$ ,  $0 = (000)_2$ . Thus, 4 and 0 belong to the same set.

Solution of Q2.4



#### For "0, 4, 0, 4, 0, 4, 0, 4", the contents of the two caches are shown in the following:



The hit rate of direct mapping cache is  $\frac{0}{8} = 0$ . The hit rate of 2-way associative mapping cache is  $\frac{6}{8} = 75\%$ . Solution of Q2.4



#### For "0, 3, 0, 3, 0, 3, 0, 3", the contents of the two caches are shown in the following.



The hit rate of direct mapping cache is  $\frac{6}{8} = 75\%$ . The hit rate of 2-way associative mapping cache is  $\frac{6}{8} = 75\%$ .



<span id="page-12-0"></span>

11/32



In the following questions, start from an empty cache and give the contents of the cache after the following sequence of memory references (addresses are hexadecimal numbers): A0, F1, FF, 35, C8, 89, FE, 88, A1, A2, A3, A9, 99, 80, 83.

1 A block=2 (2-word), 4-way cache with the LRU replacement.

2 A block=4 (4-word), 2-way cache with the FIFO replacement.



#### **Note**

Multi-word Direct Mapping: a more sophisticated version of a normal Direct Mapping. **A sequence of address** (data) will be input into the same block.



Least Recently Used (LRU): meaning it discards the least recently used items first.

First In, First Out (FIFO): similar to queue.



#### Similar to Q2.4, here we give an example for illustration:



A block=2, 4-way cache

Set index (4 set, 4-way)

```
88 = [1000 1000]
```
#### block index (2-word)







Step 3: memory references A2: miss, memory references A3: hit, spatial locality



Step 2: memory references FE, 88, A1: All hits, spatial locality, notice the change in index



Step 1: memory references A0, F1, FF, 35, C8, 89, all misses









Step 5: memory references 99: miss, replace  $(C8, C9)$ 



Step 4: memory references A9: miss, replace (F0, F1)





Step 2: memory references FE, 88, A1, A2, A3: All hits, spatial locality, notice the change in FIFO index



Step 1: memory references A0, F1, FF, 35, C8, 89, all misses





Step 4: memory reference 99, 80: misses, replace (88, 89, 8A, 8B) and (F0, F1, F2, F3), notice the change in FIFO index. Memory reference 83: hits, spatial. finish



Step 3: memory reference A9: misses, replace (C8, C9, CA, CB). notice the change in FIFO index



<span id="page-20-0"></span>



Suppose the access times to the cache and the main memory are 50 ns and 200 ns respectively. When the CPU runs a program, it accesses the cache 2000 times and main memory 50 times. Calculate the hit rate and access efficiency of this cache-main memory system.



Denote  $t_c$  (the cache access times),  $t_m$  (the main memory access times). The following three solutions can get full marks:

- 1 miss = 1 main memory access, miss penalty =  $t_m$
- 2 1 miss = 1 main memory access + 1 cache access, miss penalty =  $t_m + t_c$
- 3 (**optimal**, refer to Lecture 17, Page 22) 1 miss = 1 main memory access + 2 cache access, miss penalty =  $t_m + 2t_c$



#### **Case 1: 1 miss = 1 main memory access, miss penalty =**  $t_m$

The hit rate:

$$
h = \frac{N_h}{N_h + N_m} = \frac{2000}{2000 + 50} \approx 0.976 = 97.6\%.
$$

The average memory access time:

$$
t_a = ht_c + (1-h)M = ht_c + (1-h)t_m,
$$

The access efficiency:

$$
e = \frac{t_c}{t_a} = \frac{t_c}{ht_c + (1-h)t_m} = \frac{50}{0.976 \times 50 + (1-0.976) \times 200} \approx 0.93 = 93\%.
$$



#### **Case 2: 1 main memory access + 1 cache access, miss penalty =**  $t_m$  **+**  $t_c$

The hit rate:

$$
h = \frac{N_h}{N_h + N_m} = \frac{2000 - 50}{2000} = 0.975 = 97.5\%.
$$

The average memory access time:

$$
t_a = ht_c + (1-h)M = ht_c + (1-h)(t_m + t_c),
$$

The access efficiency:

$$
e = \frac{t_c}{t_a} = \frac{t_c}{ht_c + (1-h)(t_m + t_c)} = \frac{50}{0.975 \times 50 + (1-0.975) \times 250} \approx 0.91 = 91\%.
$$



**Case 3: 1 miss = 1 main memory access + 2 cache access, miss penalty =**  $t_m$  **+**  $2t_c$ 

The hit rate:

$$
h = \frac{N_h}{N_h + N_m} = \frac{2000 - 50 \times 2}{2000 - 50 \times 2 + 50} \approx 0.974 = 97.4\%.
$$

The average memory access time:

$$
t_a = ht_c + (1 - h)M = ht_c + (1 - h)(t_m + 2t_c),
$$

The access efficiency:

$$
e = \frac{t_c}{t_a} = \frac{t_c}{ht_c + (1-h)(t_m + 2t_c)} = \frac{50}{0.974 \times 50 + (1-0.974) \times 300} \approx 0.89 = 89\%.
$$



<span id="page-26-0"></span>



Please draw the page tables for processes A and B:



### Solution of Q5



A page table is the data structure used by a virtual memory system in a computer operating system to store the mapping between virtual addresses and physical addresses. (Refer Lecture 18, Page 13).



Page Table of Process A

Page Table of Process B







<span id="page-29-0"></span>



Problems in this exercise refer to the following sequence of instructions, and assume that it is executed on a 2-issue RISC-V:



- Using the scheduled instruction to calculate IPC (instructions per clock cycle).
- Suppose we have four registers  $(x28, x29, x30, x31)$ , please design a solution to unroll the loop for better IPC.



The above code in C language style:

```
while(index i < index j)
{
    temp = a[index_j];
    temp = temp + some scalar;a[index_j] = temp;index_i = index_i - 1;}
```
Function: Add a scalar to a vector.



#### The scheduled instruction:



 $IPC = 5/4 = 1.25.$ 



### A possible solution:



 $IPC = 14/8 = 1.75 > 1.25.$ 

Deal with four items at once.

You can change the order of the register x28, x29, x30, and x31.



<span id="page-34-0"></span>





Assume we have a program where 10% of the execution time is purely sequential and that the rest of the execution time can be improved by parallelization. For the part of the code that can be parallelized, each core gives only 80% improvement. For instance, 5 cores give  $5 \times 80\% = 4$  times improvement.

- **1** Create a speedup chart, showing speedup on the Y-axis and the number of cores on the X-axis. Show the graph for 25 to 200 cores, for instance by plotting with 25 cores interval.
- 2 What is the maximal speedup that can be achieved regardless how many cores we add?



### Apply Amdahl's law, the function of speedup *S* in terms of the number of core *N* can be:

$$
S(N) = \frac{1}{\frac{1-10\%}{N \times 80\%} + 10\%}.
$$







The maximal speedup that can be achieved is:

$$
\lim_{N \to +\infty} S(N) = \lim_{N \to +\infty} \frac{1}{\frac{1-10\%}{N \times 80\%} + 10\%} = 10.
$$

31/32



# **THANK YOU!**