

GAN-OPC: Mask Optimization With Lithography-Guided Generative Adversarial Nets

Haoyu Yang¹, Shuhe Li, Zihao Deng, Yuzhe Ma¹, Bei Yu¹, *Member, IEEE*, and Evangeline F. Y. Young

Abstract—Mask optimization has been a critical problem in the VLSI design flow due to the mismatch between the lithography system and the continuously shrinking feature sizes. Optical proximity correction (OPC) is one of the prevailing resolution enhancement techniques (RETs) that can significantly improve mask printability. However, in advanced technology nodes, the mask optimization process consumes more and more computational resources. In this article, we develop a generative adversarial network (GAN) model to achieve better mask optimization performance. We first develop an OPC-oriented GAN flow that can learn target-mask mapping from the improved architecture and objectives, which leads to satisfactory mask optimization results. To facilitate the training process and ensure better convergence, we propose a pretraining scheme that jointly trains the neural network with inverse lithography technique (ILT). We also propose an enhanced generator design with a U-Net architecture and a subpixel super-resolution structure that promise a better convergence and a better mask quality, respectively. At convergence, the generative network is able to create quasi-optimal masks for given target circuit patterns and fewer normal OPC steps are required to generate high quality masks. The experimental results show that our flow can facilitate the mask optimization process as well as ensure a better printability.

Index Terms—Convolutional neural networks, generative model, inverse lithography, optical proximity correction.

I. INTRODUCTION

WITH the VLSI technology node continuously shrinking down, the mask optimization process becomes a great challenge for designers [1]–[4]. Conventional mask optimization process is illustrated in Fig. 1, where optical proximity correction (OPC) aims at compensating lithography proximity effects through correcting mask pattern shapes and inserting assist features. OPC methodologies include model-based techniques [5]–[7], [7]–[11] and inverse lithography-based technique (ILT) [12]–[15].

In model-based OPC flows, pattern edges are fractured into segments which are then shifted/corrected according to the mathematical models. A high printability mask can then




Fig. 1. Conventional OPC flow and lithography process, where OPC is very time consuming.

be obtained with subresolution assist features (SRAF) [16]. Awad *et al.* [5] proposed a pattern fidelity aware mask optimization algorithm that optimizes core polygons by simultaneously shifting adjacent segmentations. Su *et al.* [7] significantly accelerated the OPC flow by extracting representative process corners while maintaining a good wafer image quality. However, the model-based OPC flows are highly restricted by their solution space, and hence, lacking in reliability for complicated designs. On the other hand, ILTs minimize the error between the wafer image and the target with lithography constraints. Because ILTs conduct pixel-based optimization on layout masks, they are expected to offer better lithography contour quality, which although comes with additional challenges on mask manufacturability problems, including manufacturing cost and mask design rules. Recently, Ma *et al.* [14] adopted ILT to simultaneously perform mask optimization and layout decomposition that brings a better solution of multiple patterning mask design. Although the model-based method and the ILT-based method behave well on a variety of designs, they take the wafer image as a mask update criterion in each iteration of the OPC process. In other works, multiple rounds of lithography simulation are indispensable in the optimization flow which is drastically time consuming.

The explosion of machine-learning techniques has dramatically changed the way to solve design for manufacturability problems. Recently, both shallow and deep learning models have been successfully utilized to estimate mask printability, accurately, and efficiently (e.g., [17]–[21]). There are also several attempts on mask optimization problems that contain more complex regression or classification procedures. Matsunawa *et al.* [22] conducted segment-based pattern correction with hierarchical Bayes model. Gu and Zakhori [23] introduced discrete cosine transform (DCT) features and linear regression to predict fragment movement. Luo [24] and Choi *et al.* [25] incorporated artificial neural networks to estimate mask patterns. However, existing machine-learning models can only perform pixel-wise or segment-wise mask calibration that is not computationally efficient.

Manuscript received January 4, 2019; revised April 20, 2019 and July 4, 2019; accepted August 24, 2019. Date of publication September 4, 2019; date of current version September 18, 2020. This work was supported in part by the Research Grants Council of Hong Kong under Project CUHK24209017. The preliminary version has been presented at the Design Automation Conference (DAC) in 2018. This article was recommended by Associate Editor S. Held. (Corresponding author: Haoyu Yang.)

The authors are with the Department of Computer Science and Engineering, Chinese University of Hong Kong, Hong Kong.
Digital Object Identifier 10.1109/TCAD.2019.2939329

Generative adversarial networks (GANs) have shown powerful generality when learning the distribution of a given dataset [26]–[28]. The basic optimization flow of GAN contains two networks interacting with each other. The first one is called *generator* that takes random vectors as input and generates samples which are as much closer to the true dataset distribution as possible. The second one is called *discriminator* that tries to distinguish the true dataset from the generated samples. At convergence, ideally, the generator is expected to generate samples that have the same distribution as true dataset. Inspired by the generative architecture and the adversarial training strategy, in this article, we propose a lithography-guided generative framework that can synthesize quasi-optimal mask with single round forwarding calculation. The quasi-optimal mask can be further refined by few steps of normal OPC engine. It should be noted conventional GAN cannot be directly applied here, due to the following two reasons.

- 1) Traditional DCGANs [28] are trained to mimic a dataset distribution which is not enough for the target-mask mapping procedure.
- 2) Compensation patterns or segment movements in the mask are derived-based upon a large area of local patterns (e.g., $1000 \times 1000 \text{ nm}^2$) that brings much training pressure on the generator.

In accordance with these problems, we develop customized GAN training strategies for the purpose of mask optimization. Besides, since layout topology types are limited within specific area, we automatically synthesize local topology patterns based on size and spacing rules. The benefits of the artificial patterns are twofold: 1) we avoid to train the neural network with large images and facilitate the training procedure significantly and 2) automatically designed patterns are distributed uniformly and to some extent alleviate the over-fitting problem. Observing that most ILTs update the mask through steepest descent that resembles the training procedure in neural networks, we connect an ILT structure with the generative networks and pretrain the generator through backpropagating the lithography error to neuron weights. With the above pretraining phase, the generative model converges faster than training from random initialized neuron weights. Observe that GANs are typically much deeper than regular neural networks which bring inevitable training challenges. We further enhance the framework with an advanced generator design that integrates the U-Net [29] and the subpixel super-resolution (SPSR) structure [30] which are more computationally efficient, promise faster convergence, and provide better mask image quality. The main contributions of this article are listed as follows.

- 1) We synthesize training patterns to enhance the computational efficiency and alleviate the over-fitting problem.
- 2) We propose an ILT-guided pretraining flow to initialize the generator which can effectively facilitate the training procedure.
- 3) We design new objectives of the discriminator to make sure the model is trained toward a target-mask mapping instead of a distribution.

TABLE I
SYMBOLS AND NOTATIONS USED THROUGHOUT THIS ARTICLE

Symbols	Description
Z_t	Matrix representing the target layout pattern
M	Matrix representing the mask pattern
I	Matrix representing the aerial image
I_{th}	Threshold used for constant threshold resist model
Z	Matrix representing the wafer image
$G(\cdot)$	The generator function
$D(\cdot)$	The discriminator function
h_k	The k^{th} convolution kernel of the simple lithography model
w_k	The coefficient associated with h_k
$\ \cdot\ _2$	L_2 norm, calculated with respect to flattened vectors
\mathbb{E}	Expectation
$\mathbf{x} \sim p$	Random vector \mathbf{x} with its elements drawn from distribution p
\otimes	Matrix convolution
\odot	Entrywise product

- 4) We enhance the GAN-OPC flow by integrating a U-Net and an SPSR structure into the generator that promise better model convergence and generated mask quality.
- 5) The experimental results show that our framework can significantly facilitate the mask optimization procedure as well as generating mask that has better printability under nominal condition.

The rest of this article is organized as follows. Section II lists basic concepts and problem formulation. Section III discusses the details of GAN-OPC framework, ILT-guided training strategies, and enhanced GAN-OPC (EGAN-OPC) framework with the U-Net and SPSR techniques. Section IV presents the experimental results, followed by the conclusion in Section V.

II. PRELIMINARIES

In this section, we will discuss some preliminaries of the mask optimization and the generative adversarial nets. Major math symbols with their descriptions are listed in Table I. In order to avoid confusion, all the norms $\|\cdot\|$ are calculated with respect to flattened vectors.

The Hopkins theory of the partial coherence imaging system has been widely applied to mathematically analyze the mask behavior of lithography [31]. Because the Hopkins diffraction model is complex and not computational friendly, [32] adopts the singular value decomposition (SVD) to approximate the original model with a weighted summation of the coherent systems

$$\mathbf{I} = \sum_{k=1}^{N^2} w_k |\mathbf{M} \otimes \mathbf{h}_k|^2 \quad (1)$$

where \mathbf{h}_k and w_k are the k th kernel and its weight. As suggested in [13], we pick the N_h^{th} order approximation to the system. Equation (1) becomes

$$\mathbf{I} = \sum_{k=1}^{N_h} w_k |\mathbf{M} \otimes \mathbf{h}_k|^2. \quad (2)$$

The lithography intensity corresponds to the exposure level on the photoresist that controls the final wafer image. In real




Fig. 2. Different types of defects. Same lithography images result in different EPE violation counts due to different choices of measurement points. Some defects are not detectable through merely checking EPE.

design and sign-off flow, it is far from enough to use constant threshold model to analyze resist images, especially for advanced technology node. For the methodology verification purpose only and for simplicity, we still adopt the simple constant threshold resist model throughout the experiments, which is consistent with the ICCAD 2013 CAD contest settings [33]. In the constant threshold resist model [34], only area with intensity greater than a certain threshold will contribute to the final wafer image, as

$$\mathbf{Z}(x, y) = \begin{cases} 1, & \text{if } \mathbf{I}(x, y) \geq I_{th} \\ 0, & \text{if } \mathbf{I}(x, y) < I_{th}. \end{cases} \quad (3)$$

Mask quality is evaluated through the fidelity of its wafer image with respect to the target image. Edge placement error (EPE), bridge, and neck are three main types of defect detectors that are adopted in a layout printability estimation flow. As shown in Fig. 2, EPE measures horizontal or vertical distances from the given points (i.e., EPE measurement sites) on target edges to lithography contours. Neck detector checks the error of critical dimensions of lithography contours compared to the target patterns, while bridge detector aims to find unexpected short of wires. Note that unlike EPE violations, bridge, and neck defects can appear in any directions. Because EPE violations could happen with good critical dimension and neck or bridge occurs with small EPE, none of these defect types individually can be an ideal representation of mask printability. Considering the objective of mask optimization is to make sure the remaining patterns after lithography process are as close as target patterns, we pick the squared L_2 error as the metric of lithography quality since a smaller L_2 indicates a better wafer image quality.

Definition 1 (Squared L_2 Error): Let \mathbf{Z}_t and \mathbf{Z} as target image and wafer image, respectively, the squared L_2 error of \mathbf{Z} is given by $\|\mathbf{Z}_t - \mathbf{Z}\|_2^2$.

In real manufacturing scenario, lithography conditions (e.g., focus, dose) are usually not fixed as we expected, which results in variations of wafer images. To measure the robustness of the designed mask, process variation (PV) bands are proposed [35]. The mathematical definition can be found as follows.

Definition 2 (PV Bands): Given the lithography simulation contours under a set of process conditions, the PV bands is the area among all the contours under these conditions.

In this article, for simplicity, we use the XOR between the innermost and the outermost images as an approximation of




Fig. 3. Conventional GAN architecture.

the PV bands. Following above terminologies, we define the mask optimization problem as follows.

Problem 1 (Mask Optimization): Given a target image \mathbf{Z}_t , the objective of the problem is generating the corresponding mask \mathbf{M} such that remaining patterns \mathbf{Z} after lithography process is as close as \mathbf{Z}_t or, in other word, minimizing the squared L_2 error of lithography images.

III. FRAMEWORKS

A. GAN-OPC

A classical GAN architecture comprises a generator and a discriminator. The generator accepts random vectors $\mathbf{z} \sim p_z$ as the input and generates samples $\mathbf{G}(\mathbf{z}; \mathbf{W}_g)$ that follows some distribution p_g , where \mathbf{G} is a convolutional neural networks parameterized by \mathbf{W}_g . The discriminator acts as a classifier that distinguishes $\mathbf{G}(\mathbf{z}; \mathbf{W}_g)$ and the instance drawn from a data distribution p_d . The output $\mathbf{D}(\mathbf{x}; \mathbf{W}_d)$ represents the probabilities of \mathbf{x} drawn from p_d and p_g . It should be noted that the original settings are not well suitable for the mask optimization problem. In this section, we will introduce the details of our framework, including OPC-oriented GAN architecture and advanced training strategies.

1) *Generator Design:* From the previous discussion, we can notice that the generator learns a distribution of a given dataset, which is originally designed as a mapping function $\mathbf{G} : p_z \rightarrow p_g$, where p_z is a distribution that input vectors are drawn and p_g denotes the distribution of the training set. The objective of the generator is to generate samples that deceive the discriminator as much as

$$\max \mathbb{E}_{\mathbf{z} \sim p_z} [\log(\mathbf{D}(\mathbf{G}(\mathbf{z})))] \quad (4)$$

which maximizes the log-likelihood of the discriminator giving predictions that generated samples are real. Correspondingly, the generator comprises a deconvolutional architecture that casts 1-D vectors back to 2-D images through stacked deconvolution operations, as shown in Fig. 3.

Our framework, however, is expected to perform mask optimization on given target circuit patterns and obviously violates the deconvolutional architecture. To resolve this problem, we design a generator based on autoencoder [36] which consists of an encoder and a decoder subnets. As depicted in

Fig. 4, the encoder is a stacked convolutional architecture that performs hierarchical layout feature abstractions and the decoder operates in an opposite way that predicts the pixel-based mask correction with respect to the target based on key features obtained from the encoder.

2) *Discriminator Design*: The discriminator is usually an ordinary convolutional neural networks that perform classification to distinguish the generated samples from the given data samples as

$$\max \mathbb{E}_{x \sim p_d} [\log(\mathbf{D}(x))] + \mathbb{E}_{z \sim p_z} [\log(1 - \mathbf{D}(G(z)))] \quad (5)$$

In this article, the discriminator predicts whether an input instance is the generated mask \mathbf{M} or the reference mask \mathbf{M}^* which is the ground truth OPC'ed mask generated by a state-of-the-art academic OPC tool [13]. However, the discriminator in (5) is necessary but not sufficient to ensure generator to obtain a high quality mask (Fig. 3). Consider a set of target patterns $\mathcal{Z} = \{\mathbf{Z}_{t,i}, i = 1, 2, \dots, N\}$ and a corresponding reference mask set $\mathcal{M} = \{\mathbf{M}_i^*, i = 1, 2, \dots, N\}$. Without loss of generality, we use $\mathbf{Z}_{t,1}$ in the following analysis. Suppose the above GAN structure has enough capacity to be well trained, the generator outputs a mask $\mathbf{G}(\mathbf{Z}_{t,1})$ that optimizes the objective function as in (4). Observe that $\log(\mathbf{D}(\mathbf{G}(\mathbf{Z}_{t,1})))$ reaches its maximum value as long as

$$\mathbf{G}(\mathbf{Z}_{t,1}) = \mathbf{M}_i^*, \forall i = 1, 2, \dots, N. \quad (6)$$

Therefore, a one-to-one mapping between the target and the reference mask cannot be guaranteed with current objectives. To address above concerns, we adopt a classification scheme that predicts positive or negative labels on target-mask pairs that inputs of the discriminator will be either $(\mathbf{Z}_t, \mathbf{G}(\mathbf{Z}_t))$ or $(\mathbf{Z}_t, \mathbf{M}^*)$, as illustrated in Fig. 4. Claim that $\mathbf{G}(\mathbf{Z}_t) \approx \mathbf{M}^*$ at convergence with new discriminator. We still assume enough model capacity and training time for convergence. The discriminator now performs prediction on target-mask pairs instead of masks. Because only pairs $\{\mathbf{Z}_{t,i}, \mathbf{M}_i^*\}$ are labeled as data, the generator can deceive the discriminator if and only if $\mathbf{G}(\mathbf{Z}_{t,i}) \approx \mathbf{M}_i^*, \forall i = 1, 2, \dots, N$, where N is the total number of training instances.

3) *GAN-OPC Training*: Based on the OPC-oriented GAN architecture in our framework, we tweak the objectives of \mathbf{G} as follows:

$$\max_{\mathbf{G}} \mathbb{E}_{\mathbf{Z}_t \sim \mathcal{Z}} [\log(\mathbf{D}(\mathbf{Z}_t, \mathbf{G}(\mathbf{Z}_t)))] \quad (7)$$

and for the discriminator \mathbf{D} , we have

$$\begin{aligned} \max_{\mathbf{D}} \mathbb{E}_{\mathbf{Z}_t \sim \mathcal{Z}} [\log(\mathbf{D}(\mathbf{Z}_t, \mathbf{M}^*))] \\ + \mathbb{E}_{\mathbf{Z}_t \sim \mathcal{Z}} [1 - \log(\mathbf{D}(\mathbf{Z}_t, \mathbf{G}(\mathbf{Z}_t)))] \end{aligned} \quad (8)$$

In addition to facilitate the training procedure, we minimize the differences between generated masks and reference masks when updating the generator as

$$\min_{\mathbf{G}} \mathbb{E}_{\mathbf{Z}_t \sim \mathcal{Z}} \|\mathbf{M}^* - \mathbf{G}(\mathbf{Z}_t)\|_n \quad (9)$$

where $\|\cdot\|_n$ denotes the l_n norm. Combining (7)–(9), the objective of our GAN model becomes

$$\begin{aligned} \min_{\mathbf{G}} \max_{\mathbf{D}} \mathbb{E}_{\mathbf{Z}_t \sim \mathcal{Z}} [1 - \log(\mathbf{D}(\mathbf{Z}_t, \mathbf{G}(\mathbf{Z}_t)))] + \|\mathbf{M}^* - \mathbf{G}(\mathbf{Z}_t)\|_n^n \\ + \mathbb{E}_{\mathbf{Z}_t \sim \mathcal{Z}} [\log(\mathbf{D}(\mathbf{Z}_t, \mathbf{M}^*))]. \end{aligned} \quad (10)$$

Algorithm 1 GAN-OPC Training

```

1: for number of training iterations do
2:   Sample  $m$  target clips  $\mathcal{Z} \leftarrow \{\mathbf{Z}_{t,1}, \mathbf{Z}_{t,2}, \dots, \mathbf{Z}_{t,m}\}$ ;
3:    $\Delta \mathbf{W}_g \leftarrow \mathbf{0}, \Delta \mathbf{W}_d \leftarrow \mathbf{0}$ ;
4:   for each  $\mathbf{Z}_t \in \mathcal{Z}$  do
5:      $\mathbf{M} \leftarrow \mathbf{G}(\mathbf{Z}_t; \mathbf{W}_g)$ ;
6:      $\mathbf{M}^* \leftarrow$  Groundtruth mask of  $\mathbf{Z}_t$ ;
7:      $l_g \leftarrow -\log(\mathbf{D}(\mathbf{Z}_t, \mathbf{M})) + \alpha \|\mathbf{M}^* - \mathbf{M}\|_2^2$ ;
8:      $l_d \leftarrow \log(\mathbf{D}(\mathbf{Z}_t, \mathbf{M})) - \log(\mathbf{D}(\mathbf{Z}_t, \mathbf{M}^*))$ ;
9:      $\Delta \mathbf{W}_g \leftarrow \Delta \mathbf{W}_g + \frac{\partial l_g}{\partial \mathbf{W}_g}$ ;  $\Delta \mathbf{W}_d \leftarrow \Delta \mathbf{W}_d + \frac{\partial l_d}{\partial \mathbf{W}_g}$ ;
10:  end for
11:   $\mathbf{W}_g \leftarrow \mathbf{W}_g - \frac{\lambda}{m} \Delta \mathbf{W}_g$ ;  $\mathbf{W}_d \leftarrow \mathbf{W}_d - \frac{\lambda}{m} \Delta \mathbf{W}_d$ ;
12: end for
    
```




Fig. 4. Proposed GAN-OPC architecture.

The previous analysis shows that the generator and the discriminator have different objectives, therefore, the two sub-networks are trained alternatively, as shown in Fig. 5(a) and Algorithm 1. In each training iteration, we sample a mini-batch of target images (line 2); gradients of both the generator and the discriminator are initialized to zero (line 3); a feed forward calculation is performed on each sampled instances (lines 4 and 5); the ground truth mask of each sampled target image is obtained from OPC tools (line 6); we calculate the loss of the generator and the discriminator on each instance in the mini-batch (lines 7 and 8); we obtain the accumulated gradient of losses with respect to neuron parameters (lines 9 and 10); finally, the generator and the discriminator are updated by descending their mini-batch gradients (lines 11 and 12). Note that in Algorithm 1, we convert the min-max problem in (10) into two minimization problems such that gradient ascending operations are no longer required to update neuron weights.

Algorithm 1 differs from traditional GAN optimization flow on the following aspects.

- 1) The generator plays as a mapping function from target to mask instead of merely a distribution, therefore, the

gradient of L_2 loss is backpropagated along with the information from the discriminator.

- 2) The discriminator functions as an alternative of ILT engine that determines only the quality of generated masks without any calibration operations. Besides, our combined input ensures that the discriminator will make positive prediction if and only if the generated mask is much close to the ground truth, which also helps train the generator better.

B. ILT-Guided Pretraining

Although with the OPC-oriented techniques, GAN is able to obtain a fairly good performance and training behavior, it is still a great challenge to train the complicated GAN model with satisfactory convergence. Observing that ILT and neural network training stage share similar gradient descent techniques, we develop an ILT-guided pretraining method to initialize the generator, after which the alternative mini-batch gradient descent is discussed as a training strategy of GAN optimization. The main objective in ILT is minimizing the lithography error through gradient descent

$$E = \|\mathbf{Z}_t - \mathbf{Z}\|_2^2 \quad (11)$$

where \mathbf{Z}_t is the target and \mathbf{Z} is the wafer image of a given mask. Because mask and wafer images are regarded as continuously valued matrices in the ILT-based optimization flow, we apply translated sigmoid functions to make the pixel values close to either 0 or 1

$$\mathbf{Z} = \frac{1}{1 + \exp[-\alpha \times (\mathbf{I} - \mathbf{I}_{th})]} \quad (12)$$

$$\mathbf{M}_b = \frac{1}{1 + \exp(-\beta \times \mathbf{M})} \quad (13)$$

where \mathbf{I}_{th} is the threshold matrix in the constant resist model with all the entries being I_{th} , \mathbf{M}_b is the incompletely binarized mask, while α and β control the steepness of relaxed images.

Combining (1)–(3), (11)–(13), and the analysis in [12], we can derive the gradient representation as follows:

$$\begin{aligned} \frac{\partial E}{\partial \mathbf{M}} &= 2\alpha\beta \times \mathbf{M}_b \odot (1 - \mathbf{M}_b) \\ &\odot (((\mathbf{Z} - \mathbf{Z}_t) \odot \mathbf{Z} \odot (1 - \mathbf{Z}) \odot (\mathbf{M}_b \otimes \mathbf{H}^*)) \otimes \mathbf{H} \\ &+ ((\mathbf{Z} - \mathbf{Z}_t) \odot \mathbf{Z} \odot (1 - \mathbf{Z}) \odot (\mathbf{M}_b \otimes \mathbf{H})) \otimes \mathbf{H}^*) \end{aligned} \quad (14)$$

where \mathbf{H}^* is the conjugate matrix of the original lithography kernel \mathbf{H} . In traditional ILT flow, the mask can be optimized through iteratively descending the gradient until E is below a threshold.

The objective of mask optimization problem indicates the generator is the most critical component in GAN. Observing that both ILT and neural network optimization share similar gradient descent procedure, we propose a jointed training algorithm that takes advantages of ILT engine, as depicted in Fig. 5(b). We initialize the generator with lithography-guided pretraining to make it converge well in the GAN optimization flow thereafter. The key step of neural network training is backpropagating the training error from the output layer to

Algorithm 2 ILT-Guided Pretraining

```

1: for number of pre-training iterations do
2:   Sample  $m$  target clips  $\mathbf{Z} \leftarrow \{\mathbf{Z}_{t,1}, \mathbf{Z}_{t,2}, \dots, \mathbf{Z}_{t,m}\}$ ;
3:    $\Delta \mathbf{W}_g \leftarrow 0$ ;
4:   for each  $\mathbf{Z}_t \in \mathbf{Z}$  do
5:      $\mathbf{M} \leftarrow \mathbf{G}(\mathbf{Z}_t; \mathbf{W}_g)$ ;
6:      $\mathbf{Z} \leftarrow \text{LithoSim}(\mathbf{M})$  ▷ Equations (2)–(3)
7:      $E \leftarrow \|\mathbf{Z} - \mathbf{Z}_t\|_2^2$ ;
8:      $\Delta \mathbf{W}_g \leftarrow \Delta \mathbf{W}_g + \frac{\partial E}{\partial \mathbf{M}} \frac{\partial \mathbf{M}}{\partial \mathbf{W}_g}$ ; ▷ Equation (14)
9:   end for
10:   $\mathbf{W}_g \leftarrow \mathbf{W}_g - \frac{\lambda}{m} \Delta \mathbf{W}_g$ ; ▷ Equation (15)
11: end for

```




Fig. 5. (a) GAN-OPC training and (b) ILT-guided pretraining.

the input layer while neural weights are updated as follows:

$$\mathbf{W}_g = \mathbf{W}_g - \frac{\lambda}{m} \Delta \mathbf{W}_g \quad (15)$$

where $\Delta \mathbf{W}_g$ is accumulated gradient of a mini-batch of instances and m is the mini-batch instance count. Because (15) is naturally compatible with ILT, if we create a link between the generator and the ILT engine, the wafer image error can be backpropagated directly to the generator as presented in Fig. 5.

The generator pretraining phase is detailed in Algorithm 2. In each pretraining iteration, we sample a mini-batch of target layouts (line 2) and initialize the gradients of the generator $\Delta \mathbf{W}_g$ to zero (line 3); the mini-batch is fed into the generator to obtain generated masks (line 5). Each generated mask is loaded into the lithography engine to obtain a wafer image (line 6); the quality of wafer image is estimated by (11) (line 7); we calculate the gradient of lithography error E with respect to the neural networks parameter \mathbf{W}_g through the chain rule, i.e., $(\partial E / \partial \mathbf{M})(\partial \mathbf{M} / \partial \mathbf{W}_g)$ (line 8); finally, \mathbf{W}_g is updated following the gradient descent procedure (line 10).

Compared to the training toward ground truth (i.e., directly backpropagating the mask error to neuron weights), ILT-guided pretraining provides step-by-step guidance when searching for a solution with high quality, which reduces the possibility of the generator being stuck at local minimum region in an early training stage. Because ILT contains complicated convolutions and matrix multiplications that are computational expensive, we approximate the pretraining stage through backpropagating errors of intermediate masks, which




Fig. 6. New generator architecture with concatenation of intermediate feature maps and an SPSR structure.

“guides” the generator toward optimality. We only adopt the ILT engine in the pretraining stages and replace it with the discriminator in the main training stage, where the generator is optimized in an adversarial style.

C. Enhanced GAN-OPC Framework

In this section, we will introduce the EGAN-OPC framework, which significantly improves the training efficiency in a more elegant way compared to pretraining with ILT engine. The EGAN-OPC framework includes a U-Net structure that allows gradients to be easily backpropagated to early layers and an SPSR architecture for better generated mask quality.

1) *U-Net*: We have noticed the GANs are typically deeper than traditional neural networks, which brings more challenges due to a longer gradient backpropagation path. A common solution is creating shortcut links that allow addition or stacking of feature maps in different layers [29], [37], [38], such that gradients can be more efficiently backpropagated from output layer to early layers. Here, we enhance our generative design with a U-Net-like structure where intermediate feature maps in the encoder are stacked at corresponding layers in the decoder, as shown in Fig. 6. Such architecture has two good properties: 1) the inevitable information loss in strided convolution layer can be drastically reduced and 2) the gradient vanishing problem can be alleviated with multiple shortcut links bypassing intermediate feature maps.

2) *Subpixel Super-Resolution*: In the previous designs, low level features in intermediate generator layers are cast back to mask images by standard strided deconvolution operation that can be visualized as in Fig. 7(a). In detail, zeros are inserted among existing pixels such that the output dimension after a convolution operation reaches the desired value. However, such mechanism requires multiple convolution operations on high resolution space which is not computational efficient and might induce additional noises.

SPSR [30] is another upsampling solution that has been widely used in super-resolution tasks. It conducts convolution operations in lower resolution space and generates additional feature maps such that the number of feature map entries matches the desired size of target image, as shown in Fig. 7(b). The major step of SPSR is called periodic shuffling that casts

a tensor with shape $H \times W \times r^2 C$ into shape $rH \times rW \times C$ as

$$t_{i,j,k}^{hr} = t_{i',j',k'}^{lr} \quad (16a)$$

$$i' = \lfloor \frac{i}{r} \rfloor \quad (16b)$$

$$j' = \lfloor \frac{j}{r} \rfloor \quad (16c)$$

$$k' = C \cdot r \cdot \text{mod}(j, r) + C \cdot \text{mod}(i, r) + k \quad (16d)$$

where $\lfloor \cdot \rfloor$ is the math floor operator, $\text{mod}(x, y)$ finds the remainder of x divided by y , $t_{i,j,k}^{hr}$ and $t_{i',j',k'}^{lr}$ denotes the (i, j, k) and (i', j', k') entry of high resolution images (or feature maps) and low resolution images (or feature maps), respectively. It should be noted that (16) represents only a reshape operation which is still differentiable as other convolution layers. SPSR has several advantages compared to Fig. 7(a).

- 1) SPSR is ideally r^2 times faster than the strided deconvolution operation. As shown in Fig. 7, same convolution kernels have to scan over a r^2 larger feature maps in traditional deconvolution layers to achieve same output tensor size as SPSR layers.
- 2) SPSR layers reduce noises in generated masks by a significant amount, as can be seen in Fig. 8. Such results can be explained by the fact that explicit interpolations are removed in SPSR structure, where the upscaling and rendering are automatically learned during the network training.

Traditional deconvolution layers, on the other hand, have to apply padding or zero insertion to increase the feature map size before feeding them into next level convolution layer for rendering, which in turn results in noises (as empty dots) in the generated masks because it is hard for limited number of convolution layers to smooth such noise. On the contrary, SPSR directly organizes the low resolution feature maps into the high resolution space, where every pixels are informative, compared to manually inserted zeros in deconvolution layers.

3) *Enhanced GAN-OPC Architecture*: We follow the basic convolutional autoencoder architecture for the generator design with additional shortcut links for U-Net feature map sharing and SPSR layers for upscaling. The detailed architecture can be found in Table II, where column “Layer” includes layer types and layer ID, columns “Filter” and “Stride” list configurations for convolution layers, “Output” lists the output tensor shape of corresponding layers, and “Parameter” represents the total number of trainable parameters of a given layer. The proposed generator architecture contains five regular convolution layers for feature extraction and five SPSR layers for mask image construction. It should be noted that the input tensor of the i th SPSR layer has $2 \times$ channel numbers as the output tensor of the $(i - 1)$ th SPSR layer, because of the existence of U-Net concatenation.

The discriminator design is detailed in Table III. The neural network architecture resembles VGG [39] with more layers and smaller kernels. “repeat2” and “repeat3” indicate two and three consecutive convolution layers with the same configurations. We replace all the pooling layers with strided convolution layers to attain information as much as possible. Three densely connected layers are connected following




Fig. 7. Visualization of (a) standard deconvolution operation and (b) SPSR.




Fig. 8. Patterns generated from (a) deconvolution layers and (b) SPSR layers.

TABLE II
GENERATOR CONFIGURATION

Layer	Filter	Stride	Output	Parameter
conv-1	$5 \times 5 \times 16$	2	$128 \times 128 \times 16$	400
conv-2	$5 \times 5 \times 64$	2	$64 \times 64 \times 64$	25600
conv-3	$5 \times 5 \times 128$	2	$32 \times 32 \times 128$	204800
conv-4	$5 \times 5 \times 512$	2	$16 \times 16 \times 512$	1638400
conv-5	$5 \times 5 \times 1024$	2	$8 \times 8 \times 1024$	13107200
spsr-5	$3 \times 3 \times 2048$	1	$16 \times 16 \times 512$	18874368
spsr-4	$3 \times 3 \times 512$	1	$32 \times 32 \times 128$	4718952
spsr-3	$3 \times 3 \times 256$	1	$64 \times 64 \times 64$	589824
spsr-2	$3 \times 3 \times 64$	1	$128 \times 128 \times 16$	73728
spsr-1	$3 \times 3 \times 4$	1	$256 \times 256 \times 1$	1152
Summary	-	-	-	39234064

TABLE III
DISCRIMINATOR CONFIGURATION

Layer	Filter	Stride	Output	Parameter
repeat2-1	$3 \times 3 \times 64$	1	$256 \times 256 \times 64$	38016
conv-1	$3 \times 3 \times 64$	2	$128 \times 128 \times 64$	36864
repeat2-2	$3 \times 3 \times 128$	1	$128 \times 128 \times 128$	221184
conv-2	$3 \times 3 \times 128$	2	$64 \times 64 \times 128$	147456
repeat3-1	$3 \times 3 \times 256$	1	$64 \times 64 \times 256$	1474560
conv-3	$3 \times 3 \times 256$	2	$32 \times 32 \times 256$	589824
repeat3-2	$3 \times 3 \times 512$	1	$32 \times 32 \times 512$	5898240
conv-4	$3 \times 3 \times 512$	2	$16 \times 16 \times 512$	2359296
repeat3-3	$3 \times 3 \times 512$	1	$16 \times 16 \times 512$	7077888
conv-5	$3 \times 3 \times 512$	2	$8 \times 8 \times 512$	2359296
fc-1	-	-	2048	67108864
fc-2	-	-	512	1048576
fc-3	-	-	2	1024
Summary	-	-	-	88361088

the last convolution layer for final class prediction. The total number of trainable parameters of the discriminator are intentionally designed much larger than the generator (88M versus 39M) in case of model collapsing.




Fig. 9. Framework summary.

D. Framework Summary and Discussion

The proposed GAN-OPC family is summarized in Fig. 9. With the given training data that includes target patterns and mask patterns, we propose three alternative solutions to obtain a trained generator that include direct GAN-OPC proposed in Section III-A, GAN-OPC with ILT-guided pretraining as in Section III-B, and the EGAN-OPC solution with U-Net and SPSR techniques as in Section III-C.

Although ILT engines are, to some extent, suffering mask manufacturability (e.g., violation of mask notch rule and mask spacing rule [7], [11] which are not considered in this article) and runtime issues compared to traditional model-based OPC, our framework still takes advantage of such methodology with the following reasons. Our framework is built upon the structure of conditional GAN that learns a pixel-to-pixel mapping from the target pattern to the OPC'ed pattern. The optimization scheme is in a continuous form that compensation patterns can appear in any shapes and any places within the clip. Thus, the patterns generated by GAN are inconsistent with the model-based OPC results (e.g., [6] and [7]), where compensations are made by moving polygon segments inward or outward. However, we observe that the mask patterns are naturally compatible with the process of ILT, which becomes one reason that we choose ILT for our refinement tasks. As can be seen in the previous works [13], [14], ILT is associated with a highly nonconvex optimization problems that means the mask initialization affects the final results. The ILT refinement results outperform direct ILT optimization and also experimentally demonstrate the effectiveness of the proposed GAN-OPC framework. Another reason that we choose ILT is that theoretically and intuitively ILT provides a larger solution

TABLE IV
DESIGN RULES USED

Item	Min Size (nm)
M1 Critical Dimension	80
Pitch	140
Tip to tip distance	60

space in mask optimization problems and tends to offer better mask quality. There are two major advantages of our proposed framework.

- 1) Compared to ILT itself, the GAN-OPC family offers a better starting point for ILT optimization that promises faster convergence and better mask quality.
- 2) Compared to the model-based OPC, the proposed framework attains good properties of ILT, i.e., a larger solution space that has the potential to generate better pattern compensation for better mask printability.

Although we did not consider the mask notch and spacing rule in our framework, it is straightforward to conduct mask manufacturability rule check on the generated masks, and fix the violated region by making minor pixel changes in the generated masks. Actually, if the ground truth masks used for training can meet the mask manufacturability requirements, the GAN-OPC framework is supposed to capture these rules during training, because the discriminator is specifically designed to tell whether the generated masks are good or not. Here, a “good” mask refers to the mask that has good printability and good manufacturability.

IV. EXPERIMENTAL RESULTS

The GAN for mask optimization is implemented based on Tensorflow [40] library and tested on single Nvidia Titan X. The lithography engine is based on the lithosim_v4 package from ICCAD 2013 CAD contest [33], which also provides ten industrial M1 designs on 32-nm design node. We pick $N_h = 24$, $\alpha = 50$, and $\beta = 4$ for the lithography simulation procedure. The ILT refinement will be stopped if the average gradient per pixel as calculated in 14 is smaller than 5×10^{-4} . Related parameters are chosen according to the experimental results on one test case. The OPC framework applies 8-nm resolution during the initial mask generation stage and 1-nm resolution for refinement.

A. Synthesizing Training Data

As a type of deep neural networks, GAN can be hardly well trained with only ten instances. To verify our framework, we synthesize a training layout library with 4000 instances based on the design specifications from existing 32 nm M1 layout topologies. We adjust the wire sizes to make sure the shapes in synthesized layouts are similar to those in the given benchmark. To generate experimental cells, all the shapes are randomly placed together based on simple design rules, as detailed in Table IV. An example of such synthesized target-reference mask pair can be found in Fig. 10. In addition, most generative models have shown obvious weakness in image details, which makes it extremely hard to optimize images




Fig. 10. Example of (a) target and (b) reference mask pair.




Fig. 11. GAN-OPC flow: generator inference and ILT refinement.

with size 2048×2048 . Therefore, we perform 8×8 average pooling on layout images before feeding them into the neural networks. In the generation stage we adopt simple linear interpolation to convert the layout images back to their original resolution.

B. Evaluation of GAN-OPC and PGAN-OPC

The proposed GAN-OPC flow is illustrated in Fig. 11, where we first feed target patterns into the generator and obtain the quasi-optimal masks, followed by refinement through an ILT engine. In the first experiment, to verify the effectiveness of ILT-guided pretraining algorithm, we record training behaviors of two GANs which are denoted by GAN-OPC and PGAN-OPC. Here, “GAN-OPC” and “PGAN-OPC” denote GAN-OPC flow without generator pretraining and GAN-OPC flow with ILT-guided pretraining, respectively. “ILT” corresponds to MOSAIC_fast in [13]. The training procedure is depicted in Fig. 12, where x -axis indicates training steps and y -axis is L_2 loss between generator outputs and ground truth masks, as in (9).

The training time for both GAN and PGAN are around 10 h on our platform. Although L_2 loss of GAN-OPC drops slightly faster before 3000 iterations, the training curve shows that PGAN-OPC is a more stable training procedure and converges to a lower loss. Besides, it takes much more efforts for GAN-OPC to search a direction to descending the gradient fast, while the training loss of PGAN-OPC drops smoothly and converges at a lower L_2 loss than GAN-OPC, which indicates ILT-guided pretraining indeed facilitates mask-optimization-oriented GAN training flow. We will also show that PGAN-OPC exhibits better mask optimization results in the following section.

In the second experiment, we optimize the ten layout masks in ICCAD 2013 contest benchmark [33] and compare the results with the previous work, as listed in Table V. Here, the wafer images are calculated from the simulation tool (lithosim_v4) in the contest [33]. Note that all the GAN-OPC and PGAN-OPC results are refined by an ILT engine which generates final masks to obtain wafer images. Column “ L_2 ” is the squared L_2 error between the wafer image and the target image under nominal condition. Column “PVB” denotes the contour area variations under $\pm 2\%$ dose error and defocus range of ± 25 nm settings as in the contest. It is notable

TABLE V
COMPARISON WITH STATE-OF-THE-ART

Benchmarks	ILT [13]		Model-Based [6]		GAN-OPC		PGAN-OPC		EGAN-OPC	
	L2	PVB (nm^2)	L2	PVB (nm^2)	L2	PVB (nm^2)	L2	PVB (nm^2)	L2	PVB (nm^2)
1	49893	65534	53816	66218	54970	64163	52570	56267	55425	58043
2	50369	48230	41382	53434	46445	56731	42253	50822	40211	53020
3	81007	108608	79255	146776	88899	84308	83663	94498	93090	75644
4	20044	28285	21717	33266	18290	29245	19965	28957	22877	26401
5	44656	58835	48858	65631	42835	59727	44733	59328	42650	59765
6	57375	48739	46320	62068	44313	52627	46062	52845	39776	54878
7	37221	43490	31898	51069	24481	47652	26438	47981	22761	49156
8	19782	22846	23312	25898	17399	23769	17690	23564	16296	24441
9	55399	66331	55684	75387	53637	66766	56125	65417	52157	66492
10	24381	18097	19722	18536	9677	20693	9990	19893	9765	21338
Average	44012.7	50899.5	42196.4	59828.3	40094.6	50568.1	39948.9	49957.2	39500.8	48917.8
Ratio	1.0	1.0	0.959	1.175	0.911	0.993	0.908	0.981	0.898	0.961




Fig. 12. Training curves of GAN-OPC and PGAN-OPC.




Fig. 13. Average runtime comparison of different methods.

that GAN-OPC significantly reduces squared L_2 error of wafer images under the nominal condition by 9% and with the ILT-guided pretraining, squared L_2 error is slightly improved and PVB is further reduced by 1%. We also compared this article with one academic state-of-the-art model-based OPC engine [6], which exhibits larger L_2 error (42 196.4) and worse PVB (59 828.3 nm^2) compared to GAN-OPCs.

Because we only focus on the optimization flow under the nominal condition and no PVB factors are considered, our method only achieves comparable PVB areas among ten test cases. Additionally, feed-forward computation of GAN only




Fig. 14. Some wafer image details of (a) ILT [13] and (b) PGAN-OPC.




Fig. 15. Training behavior of the EGAN-OPC framework with faster and better convergence.

takes 0.2 s for each image which is ignorable, therefore, runtime of our flow is almost determined by ILT refinements. Runtime of different frameworks are illustrated in Fig. 13. Items ILT, “Model-Based,” GAN-OPC, and PGAN-OPC list the average mask optimization time of [6] and [13], GAN-OPC, and PGAN-OPC, respectively. For most benchmark cases, GAN-OPC and PGAN-OPC show a earlier stop at a smaller L_2 error and, on average, reduce the optimization runtime by more than 50%. We also observe that model-based OPC engine shows advantages on execution time at the cost of wafer image quality as well as PVB area, as shown in Table V. For most test cases, [13] exhibits a smaller PV band area possibly because the printed images are more likely to have large wafer image CD and shorter wire length, which makes masks




Fig. 16. Result visualization of PGAN-OPC, EGAN-OPC, and ILT. Columns correspond to ten test cases from ICCAD 2013 CAD contest. Rows from top to bottom are: (a) masks of [13]; (b) wafer images by masks of [13]; (c) masks of PGAN-OPC; (d) wafer images by masks of PGAN-OPC; (e) masks of Enhanced GAN-OPC; (f) wafer images by masks of Enhanced GAN-OPC; and (g) target patterns.

suffer less proximity effects while inducing bridge or line-end pull back defects, as shown in Fig. 14.

C. Evaluation of Enhanced GAN-OPC

Here, we show the effectiveness and the efficiency of the EGAN-OPC framework. In the first experiment, we illustrate the training behavior of PGAN-OPC and the EGAN-OPC frameworks as shown in Fig. 15. Red curve stands for the original PGAN-OPC model, which fluctuates fiercely around a large value. Dark curve refers to the results with U-Net generator. Blue curve represents the complete version of enhanced GAN model with both U-net structure and the embedded SPSR structure. It is encouraging to see that U-net alone can already ensure a good convergence in terms of L_2 loss. As we have pointed out in algorithm section, such structure attains the neural network capacity with significantly lower computational cost, which is consistent with the trends of L_2 error during training.

In the second experiment, we compare the mask optimization results of the EGAN-OPC with original GAN-OPC and PGAN-OPC, as depicted in Fig. 16. The quantitative

results can also be found in column “EGAN-OPC” of Table V. EGAN-OPC outperforms PGAN-OPC and GAN-OPC on most test cases with better L_2 error (39 500 versus 39 948) and smaller PVB area (48 917 nm^2 versus 49 957 nm^2) with only 70% average runtime of PGAN-OPC (see Fig. 13), which demonstrates the efficiency of EGAN-OPC framework. It should be also noted that EGAN-OPC can be trained end-to-end without any interaction with the lithography engine which induces a large amount of computational cost in PGAN-OPC.

D. On the Scalability of GAN-OPC Family

In order to verify the scalability of our frameworks, we conduct further experiments on ten additional testcases that contain more patterns and larger total pattern areas. Similar to [7], these ten testcases are created from the original IBM benchmarks with additional geometries. The results of one example can be found in Fig. 17. It can be seen that our framework generalizes to more complex patterns. We also visualize the ILT convergence in terms of different mask initialization in Fig. 18. Here, we use testcase 18 as an example. It can be

TABLE VI
EXPERIMENTS ON LARGER BENCHMARKS

Benchmarks	ILT [13]		GAN-OPC		PGAN-OPC		EGAN-OPC	
	L2	PVB (nm^2)	L2	PVB (nm^2)	L2	PVB (nm^2)	L2	PVB (nm^2)
11	94792	125578	90547	137107	89229	121276	93704	119928
12	94604	128306	97969	132929	93454	127551	96634	122060
13	136861	160327	137981	175390	134397	155511	131220	153527
14	69090	79337	62582	94562	58776	85644	57329	85560
15	96961	116039	102759	126157	99830	116728	99926	113971
16	98159	115107	98070	123707	96335	113981	93755	111186
17	79192	91989	76807	98744	71522	94841	70864	94877
18	65572	81503	63573	93219	60372	83718	58383	83568
19	107095	121922	103753	136493	105973	122770	102994	122371
20	62537	78319	61524	90514	57086	81285	56248	79859
Average	90486.3	109842.7	89556.5	120882.2	86697.4	110330.5	86105.7	108690.7
Ratio	1.00	1.00	0.990	1.101	0.958	1.004	0.952	0.990




Fig. 17. Larger-case example of (a) mask pattern, (b) its wafer image, and the (c) corresponding target pattern.




Fig. 18. Visualization of convergence during ILT refinement. (a) L2 and (b) PV band.

seen that ILT converges much faster when using the mask initialized by EGAN-OPC as input, with only ignorable PV band penalty. We did not compare the performance with the model-based OPC as the binary release in [6] encounters unknown failure on the new benchmarks.

We list the detailed optimization results in Table VI, where columns are defined exactly the same as Table V. It can be seen that GAN-OPC exhibits tradeoffs on nominal image quality and PVB compared to pure ILT, while both PGAN-OPC and EGAN-OPC show significant advantages on L_2 error (86 105.7 versus 90 486.3) with similar or slightly better PVB (108 690.7 nm^2 versus 109 842.7 nm^2). Besides, competitive results of our framework are also achieved with shorter optimization time thanks to the good initialization offered by the generator, as shown in Fig. 19.




Fig. 19. Average runtime comparison on larger benchmarks.

V. CONCLUSION

In this article, we have proposed a GAN-based mask optimization flow that takes target circuit patterns as input and generates quasi-optimal masks for further ILT refinement. We analyze the specialty of mask optimization problem and design OPC-oriented training objectives of GAN. Inspired by the observation that ILT procedure resembles gradient descent in backpropagation, we develop an ILT-guided pretraining algorithm that initializes the generator with intermediate ILT results, which significantly facilitates the training procedure. We also enhance the GAN-OPC flow by integrating U-Net and SPSR layers in the generator that ensures better model convergence and mask quality. The experimental results show that our framework not only accelerates ILT but also has the potential to generate better masks through offering better starting points in ILT flow.

REFERENCES


- [1] D. Z. Pan, B. Yu, and J.-R. Gao, "Design for manufacturing with emerging nanolithography," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 32, no. 10, pp. 1453–1472, Oct. 2013.
- [2] B. Yu, X. Xu, S. Roy, Y. Lin, J. Ou, and D. Z. Pan, "Design for manufacturability and reliability in extreme-scaling VLSI," *Sci. China Inf. Sci.*, vol. 59, pp. 1–23, Jun. 2016.
- [3] ITRS. Accessed: Nov. 7, 2018. [Online]. Available: <http://www.itrs.net>

- [4] X. Xu, T. Matsunawa, S. Nojima, C. Kodama, T. Kotani, and D. Z. Pan, "A machine learning based framework for sub-resolution assist feature generation," in *Proc. ACM Int. Symp. Phys. Design (ISPD)*, 2016, pp. 161–168.
- [5] A. Awad, A. Takahashi, S. Tanaka, and C. Kodama, "A fast process variation and pattern fidelity aware mask optimization algorithm," in *Proc. IEEE/ACM Int. Conf. Comput.-Aided Design (ICCAD)*, 2014, pp. 238–245.
- [6] J. Kuang, W.-K. Chow, and E. F. Y. Young, "A robust approach for process variation aware mask optimization," in *Proc. IEEE/ACM Design Autom. Test Europe (DATE)*, 2015, pp. 1591–1594.
- [7] Y.-H. Su, Y.-C. Huang, L.-C. Tsai, Y.-W. Chang, and S. Banerjee, "Fast lithographic mask optimization considering process variation," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 35, no. 8, pp. 1345–1357, Aug. 2016.
- [8] P. Yu, S. X. Shi, and D. Z. Pan, "Process variation aware OPC with variational lithography modeling," in *Proc. ACM/IEEE Design Autom. Conf. (DAC)*, 2006, pp. 785–790.
- [9] J.-S. Park *et al.*, "An efficient rule-based OPC approach using a DRC tool for 0.18 μm ASIC," in *Proc. IEEE Int. Symp. Qual. Electron. Design (ISQED)*, 2000, pp. 81–85.
- [10] P. Yu, S. X. Shi, and D. Z. Pan, "True process variation aware optical proximity correction with variational lithography modeling and model calibration," *J. Micro Nanolithography MEMS MOEMS*, vol. 6, no. 3, 2007, Art. no. 031004.
- [11] A. Awad, A. Takahashi, S. Tanaka, and C. Kodama, "A fast process-variation-aware mask optimization algorithm with a novel intensity modeling," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 25, no. 3, pp. 998–1011, Mar. 2017.
- [12] A. Poonawala and P. Milanfar, "Mask design for optical microlithography—An inverse imaging problem," *IEEE Trans. Image Process.*, vol. 16, no. 3, pp. 774–788, Mar. 2007.
- [13] J.-R. Gao, X. Xu, B. Yu, and D. Z. Pan, "MOSAIC: Mask optimizing solution with process window aware inverse correction," in *Proc. ACM/IEEE Design Autom. Conf. (DAC)*, 2014, pp. 1–6.
- [14] Y. Ma, J.-R. Gao, J. Kuang, J. Miao, and B. Yu, "A unified framework for simultaneous layout decomposition and mask optimization," in *Proc. IEEE/ACM Int. Conf. Comput.-Aided Design (ICCAD)*, 2017, pp. 81–88.
- [15] W. Xiong, J. Zhang, Y. Wang, Z. Yu, and M.-C. Tsai, "A gradient-based inverse lithography technology for double-dipole lithography," in *Proc. IEEE Int. Conf. Simulat. Semicond. Processes Devices*, 2009, pp. 1–4.
- [16] R. Viswanathan, J. T. Azpiroz, and P. Selvam, "Process optimization through model based SRAF printing prediction," in *Proc. SPIE Adv. Lithography*, vol. 8326, 2012, Art. no. 83261A.
- [17] T. Matsunawa, J.-R. Gao, B. Yu, and D. Z. Pan, "A new lithography hotspot detection framework based on AdaBoost classifier and simplified feature extraction," in *Proc. SPIE*, vol. 9427, 2015, Art. no. 94270S.
- [18] H. Zhang, B. Yu, and E. F. Y. Young, "Enabling online learning in lithography hotspot detection with information-theoretic feature optimization," in *Proc. IEEE/ACM Int. Conf. Comput.-Aided Design (ICCAD)*, 2016, pp. 1–8.
- [19] H. Yang, L. Luo, J. Su, C. Lin, and B. Yu, "Imbalance aware lithography hotspot detection: A deep learning approach," *J. Micro Nanolithography MEMS MOEMS*, vol. 16, no. 3, 2017, Art. no. 033504.
- [20] H. Yang, J. Su, Y. Zou, B. Yu, and E. F. Y. Young, "Layout hotspot detection with feature tensor generation and deep biased learning," in *Proc. ACM/IEEE Design Autom. Conf. (DAC)*, 2017, pp. 1–6.
- [21] H. Yang, P. Pathak, F. Gennari, Y.-C. Lai, and B. Yu, "Detecting multi-layer layout hotspots with adaptive squish patterns," in *Proc. IEEE/ACM Asia South Pac. Design Autom. Conf. (ASPDAC)*, 2019, pp. 299–304.
- [22] T. Matsunawa, B. Yu, and D. Z. Pan, "Optical proximity correction with hierarchical Bayes model," *J. Micro Nanolithography MEMS MOEMS*, vol. 15, no. 2, 2016, Art. no. 021009.
- [23] A. Gu and A. Zakhor, "Optical proximity correction with linear regression," *IEEE Trans. Semicond. Manuf.*, vol. 21, no. 2, pp. 263–271, May 2008.
- [24] R. Luo, "Optical proximity correction using a multilayer perceptron neural network," *J. Opt.*, vol. 15, no. 7, 2013, Art. no. 075708.
- [25] S. Choi, S. Shim, and Y. Shin, "Machine learning (ML)-guided OPC using basis functions of polar Fourier transform," in *Proc. SPIE*, vol. 9780, 2016, Art. no. 97800H.
- [26] I. Goodfellow *et al.*, "Generative adversarial nets," in *Proc. Conf. Neural Inf. Process. Syst. (NIPS)*, 2014, pp. 2672–2680.
- [27] M. Arjovsky, S. Chintala, and L. Bottou, "Wasserstein generative adversarial networks," in *Proc. Int. Conf. Mach. Learn. (ICML)*, 2017, pp. 214–223.
- [28] A. Radford, L. Metz, and S. Chintala, "Unsupervised representation learning with deep convolutional generative adversarial networks," in *Proc. Int. Conf. Learn. Represent. (ICLR)*, 2016, pp. 1–16.
- [29] O. Ronneberger, P. Fischer, and T. Brox, "U-Net: Convolutional networks for biomedical image segmentation," in *Proc. Int. Conf. Med. Image Comput. Comput. Assist. Intervent. (MICCAI)*, 2015, pp. 234–241.
- [30] W. Shi *et al.*, "Real-time single image and video super-resolution using an efficient sub-pixel convolutional neural network," in *Proc. IEEE Conf. Comput. Vis. Pattern Recognit. (CVPR)*, 2016, pp. 1874–1883.
- [31] H. H. Hopkins, "The concept of partial coherence in optics," *Proc. Roy. Soc. London A Math. Phys. Eng. Sci.*, vol. 208, no. 1093, pp. 263–277, 1951.
- [32] N. B. Cobb, "Fast optical and process proximity correction algorithms for integrated circuit manufacturing," Ph.D. dissertation, Dept. Elect. Eng. Comput. Sci., Univ. California at Berkeley, Berkeley, CA, USA, 1998.
- [33] S. Banerjee, Z. Li, and S. R. Nassif, "ICCAD-2013 CAD contest in mask optimization and benchmark suite," in *Proc. IEEE/ACM Int. Conf. Comput.-Aided Design (ICCAD)*, 2013, pp. 271–274.
- [34] W.-C. Huang *et al.*, "Two threshold resist models for optical proximity correction," in *Proc. Opt. Microlithography XVII*, vol. 5377, 2004, pp. 1536–1544.
- [35] J. Andres and T. Robles, "Integrated circuit layout design methodology with process variation bands," U.S. Patent 8 799 830, Aug. 5, 2014.
- [36] J. Masci, U. Meier, D. C. Cireşan, and J. Schmidhuber, "Stacked convolutional auto-encoders for hierarchical feature extraction," in *Proc. Int. Conf. Artif. Neural Netw. (ICANN)*, 2011, pp. 52–59.
- [37] K. He, X. Zhang, S. Ren, and J. Sun, "Deep residual learning for image recognition," in *Proc. IEEE Conf. Comput. Vis. Pattern Recognit. (CVPR)*, 2016, pp. 770–778.
- [38] G. Huang, Z. Liu, L. Van Der Maaten, and K. Q. Weinberger, "Densely connected convolutional networks," in *Proc. IEEE Conf. Comput. Vis. Pattern Recognit. (CVPR)*, 2017, pp. 4700–4708.
- [39] K. Simonyan and A. Zisserman, "Very deep convolutional networks for large-scale image recognition," in *Proc. Int. Conf. Learn. Represent. (ICLR)*, 2015, pp. 1–14.
- [40] M. Abadi *et al.*, "TensorFlow: A system for large-scale machine learning," in *Proc. USENIX Symp. Oper. Syst. Design Implement. (OSDI)*, 2016, pp. 265–283.



Haoyu Yang received the B.E. degree from Qiushi Honors College, Tianjin University, Tianjin, China, in 2015. He is currently pursuing the Ph.D. degree with the Department of Computer Science and Engineering, Chinese University of Hong Kong, Hong Kong.

He has interned with ASML, San Jose, CA, USA, and Cadence Design Systems, San Jose. He received the 2019 Nick Cobb Scholarship by SPIE and Mentor Graphics. His current research interests include machine learning and very large-scale integration design and sign-off.



Shuhe Li received the B.Sc. degree from the Chinese University of Hong Kong, Hong Kong, in 2019, where he is currently pursuing the M.Sc. degree in computer science.



Zihao Deng received the B.Sc. degree (First Class Hons.) in computer science from the Chinese University of Hong Kong, Hong Kong, in 2019.

His current research interests include machine learning algorithms, deep neural networks, and information theory.



Yuzhe Ma received the B.E. degree from the Department of Microelectronics, Sun Yat-sen University, Guangzhou, China, in 2016. He is currently pursuing the Ph.D. degree with the Department of Computer Science and Engineering, Chinese University of Hong Kong, Hong Kong.

He has interned with Cadence Design Systems, San Jose, CA, USA, and NVIDIA Research, Austin, TX, USA. His current research interests include very large-scale integration design for manufacturing, physical design, and machine learning on chips.



Bei Yu (S'11–M'14) received the Ph.D. degree from the University of Texas at Austin, Austin, TX, USA, in 2014.

He is currently an Assistant Professor with the Department of Computer Science and Engineering, Chinese University of Hong Kong, Hong Kong.

Dr. Yu was a recipient of the five Best Paper Awards from *Integration*, the *VLSI Journal* in 2018, the International Symposium on Physical Design in 2017, the SPIE Advanced Lithography Conference in 2016, the International Conference on Computer Aided Design in 2013, and the Asia and South Pacific Design Automation Conference in 2012, and five ICCAD/ISPD Contest Awards. He is the Editor-in-Chief of the IEEE Technical Committee on Cyber-Physical Systems Newsletter. He has served as the TPC Chair for ACM/IEEE Workshop on Machine Learning for CAD, many journal editorial boards, and conference committees.



Evangeline F. Y. Young received the B.Sc. degree in computer science from the Chinese University of Hong Kong (CUHK), Hong Kong, and the Ph.D. degree from the University of Texas at Austin, Austin, TX, USA, in 1999.

She is currently a Professor with the Department of Computer Science and Engineering, CUHK. She was actively on floorplanning, placement, routing, DFM, and EDA on physical design in general. Her current research interests include optimization, algorithms, and very large-scale integration CAD.

Prof. Young's research group has won several championships and prizes in renown EDA contests, including the 2016, 2015, 2013, and 2012 CAD Contests at ICCAD, DAC 2012, and ISPD 2011 Routability-driven Placement Contests and ISPD 2010 High-Performance Clock Network Synthesis Contest. She also served on the Editorial Boards for the *IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS*, *ACM Transactions on Design Automation of Electronic Systems and Integration*, and *Very Large Scale Integration Journal*. She has served on the organization committees for ISPD, ARC, and FPT and on the program committees of conferences, including DAC, ICCAD, ISPD, ASP-DAC, SLIP, DATE, and GLSVLSI.