



香港中文大學
The Chinese University of Hong Kong

CENG3420

Lab 3-2: RISC-V Litter Computer (RISC-V LC)

Chen BAI

Department of Computer Science & Engineering

Chinese University of Hong Kong

cbai@cse.cuhk.edu.hk


Spring 2022

- ① Introduction
- ② Workflow
- ③ Implementations
- ④ Lab 3-2 Assignment

Introduction


Introduction


RISC-V LC



Introduction

Control Signal Selection Logic





- A state in RISC-V-LC is indexed by 7 bits (7 control signals, *i.e.*, J6, J5, J4, J3, J2, J1, J0).
- A state in RISC-V-LC is consist of 33 bits (33 control signals).
- A control read-only memory (ROM) stores all states.
- Control Signal Selection Logic & IR[6:0] controls the state transition.
- There are 22 different states for RISC-V-LC.


Workflow

Notice

- Single bus distributed registers design.
- A single memory holds both instructions and data.
- The first instruction is placed at the address 0x0.
- The data are placed at the end of all instructions.
- PC is initialized as 0x0.

Workflow

The Data Structure Organization in Memory



Source codes ↔ Machine codes ↔ Organization in memory

- $PC \rightarrow BUS$
- $BUS \rightarrow MAR$
- $PC + 4 \rightarrow PC$
- $Memory[MAR] \rightarrow MDR$
- $MDR \rightarrow BUS$
- $BUS \rightarrow IR$
- Generate control signals according to $IR[6:0]$

Implementations

Implementations I

Operations in One Clock Cycle

```
/*  
 * execute a cycle  
 */  
void cycle() {  
    /*  
     * core steps  
     */  
    eval_micro_sequencer();  
    cycle_memory();  
    eval_bus_drivers();  
    drive_bus();  
    latch_datapath_values();  
  
    CURRENT_LATCHES = NEXT_LATCHES;  
  
    CYCLE_COUNT++;  
}
```

```
/* Main memory */
#define MEM_CYCLES 5
#define BYTES_IN_MEM 0x2000000
unsigned char MEMORY[BYTES_IN_MEM];
/* 'MEM_VAL' saves the output of the main memory at each cycle
   */
int MEM_VAL;
```

```
int datasize_mux(unsigned int data_size, int funct3, int zero) {  
    if (data_size) {  
        switch(data_size) {  
            case 0:  
                return zero;  
            case 1:  
                return ~(funct3 & 0x3);  
        }  
    } else  
        return zero;  
}
```

```
// 8-bit
MEMORY [CURRENT_LATCHES.MAR] = MASK7_0 (CURRENT_LATCHES.MDR);
// 16-bit
MEMORY [CURRENT_LATCHES.MAR] = MASK7_0 (CURRENT_LATCHES.MDR);
MEMORY [CURRENT_LATCHES.MAR + 1] = MASK15_8 (CURRENT_LATCHES.MDR);
// ...
...
```



```
// 8-bit
val = sext_unit(MEMORY[CURRENT_LATCHES.MAR], 8);
// 16-bit
val = sext_unit((MEMORY[CURRENT_LATCHES.MAR + 1] << 8) + MEMORY[
    CURRENT_LATCHES.MAR], 16);
// ...
...
```

```
// LD_REG  
REGS[mask_val(CURRENT_LATCHES.IR, 11, 7)] = BUS;  
// Why do we load a register with a value from bit 7 to bit 11?
```

Lab 3-2 Assignment

Get Latest Updates of the Lab

- Click <https://github.com/baichen318>.
- Follow my GitHub account.
Follow me through GitHub, so that you can see any latest updates of the lab!

Why GitHub? Team Enterprise Explore Marketplace Pricing Search Sign in Sign up

Overview Repositories 10 Projects Packages Stars 26

Chen BAI
baichen318

Follow

18 followers · 19 following

The Chinese University of Hong Kong
<https://baichen318.github.io/>

Achievements

Highlights
★ PhD
Block or Report

Popular repositories

- FreePDK45** (Public)
This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology
HTML ☆ 5
- vim** (Public)
Forked from apache/tvim
Open deep learning compiler stack for cpu, gpu and specialized accelerators
Python ☆ 3 ▼ 1
- vim.config** (Public)
My own custom configurations for the Vim editor
Vim script ☆ 3
- chipyard** (Public)
Forked from ucbl-isa/chipyard
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
C ☆ 2
- Raspberry-Pi-SmartCar** (Public)
A smart car controlled by Raspberry Pi, can recognize images through TensorFlow
Python ☆ 1
- onnx_tool** (Public)
A general tool for ONNX models
Python ☆ 1

20 contributions in the last year

	Feb	Mar	Apr	May	Jun	Jul	Aug	Sep	Oct	Nov	Dec	Jan	Feb
Me	■	■					■	■					
Repo	■	■					■	■					
PR													

Learn how we count contributions Less More

Get RISC-V LC

- `$ git clone https://github.com/baichen318/ceng3420.git`
- `$ cd ceng3420`
- `$ git checkout lab3.2`

Compile (Linux/MacOS environment is suggested)

- `$ make`

Run the RISC-V LC

- `$./riscv-lc <uop> <*.bin> # RISC-V LC can execute successfully if you have implemented it.`

In **riscv-lc.c**,

- Finish `cycle_memory`
- Finish `latch_datapath_values`

These unimplemented codes are commented with [Lab3-2 assignment](#)

Benchmarks

Verify your codes with these benchmarks (inside the `benchmarks` directory)

- `isa.bin`
- `count10.bin`
- `swap.bin`

Verification

- `isa.bin` → `a3 = -18/0xffffffff` and `MEMORY[0x84 + 16] = 0xffffffff`
- `count10.bin` → `t2 = 55/0x00000037`
- `swap.bin` → `NUM1` changes from `0xabcd` to `0x1234` and `NUM2` changes from `0x1234` to `0xabcd`

Submission Method:

Submit the zip file (including codes and a report) **after** the whole lectures of Lab3 into **Blackboard**.

Tips

Inside `docs`, there are five valuable documents for your reference!

- `riscv-lc.pdf`
- `fsm.pdf`
- `opcodes-rv32i`: RV32I opcodes
- `riscv-spec-20191213.pdf`: RV32I specifications
- `risc-v-asm-manual.pdf`: RV32I assembly programming manual