
CENG 4480 Lecture 10: Clock

Bei Yu

Reference:

- Chapter 11 Clock Distribution
- High speed digital design
- by Johnson and Graham




香港中文大學 The Chinese University of Hong Kong

Setup Time and Time Margin

- Setup Time: The time that the input data must be stable before the clock transition of the system occurs
- Time Margin: measures the slack, or excess time, remaining in each clock cycle
 - Protects your circuit against signal cross-talk, miscalculation of logic delays, and later minor changes in the layout
 - Depends on both time delay of logic paths and clock interval


A 2-bit ring counter example

- 2-bit ring counter
- Initially A = B = 0; A = 0011001100
- What is B?




A 2-bit ring counter example


- The result is Okay when clock is slow
- But, when clock is TOO fast, get some problem



Notations in Clock Skew Calculation

- Tff,max: max delay of flip-flop (FF)
- **TG,max**: max delay of gate G, including track delay
- Tsetup: worst-case setup time required by FF2, data at D2 must arrive at least T_{setup} before CLK₂
- TCLK: clock period; interval between clocks






EX. B2-1

 CLK1 = CLK2 = 20MHz; Tff,max = 8ns; Tsetup = 5ns; TG,max = 10ns.


• Questions:

- Find time margin
- How many delay G gates can you insert between A and B without creating error?




Clock Skew

• The clock does NOT reach FF1, FF2 at the same time



CENG4480


Why Care Clock Skew?



CENG4480

Why Care Clock Skew?

- $T_{slow} = T_{c1,max} + T_{ff,max} + T_{G,max}$
- Trequired = TCLK + Tc2,min Tsetup
- Since T_{slow} < T_{required} =>



CENG4480



Question: Given

- Tff,max = 7ns;
- TG,max = 5ns;
- Tsetup = 4ns;
- TCL = 40MHZ;


What's the biggest time skew allowed?

Answer:

Strategies to reduce clock skew


- Drive them from the same source & balance the delays
- Style 1: Spider-leg distribution network
 - use a power driver to drive N outputs.
 - Use load (R) termination to reduce reflection if the traces are long (distributed circuit). Total load =R/N.
 - Two or more driver outputs in parallel may be needed.
- Style 2: Clock distribution tree

Style 1: Spider-leg Clock A separate wire goes to each clock destination Powerful Terminate each wire driver resistively Clock source



CENG4480


Modern Clock Design — 1



[Ho et al, ISPD'2009]




Modern Clock Design – 2



CENG4480


Modern Clock Design – 3



[Seok et al, ISLPED'2010]

CENG4480


Clock Skew Distribution



[Pham et al, JSSC'2006]

EX. Skew Optimization

- Instead of Zero-Skew, take advantage of Skew.
- Question: Given TG,max=6ns, Tff,max=10ns, Tsetup=2ns, what's the minimal TCLK? Assume Tc3 = 0.



Thank You



