<span id="page-0-0"></span>

香港中文大學 The Chinese University of Hong Kong

# CENG5030 Part 1-4: Switching Activity

**Bei Yu**

(Latest update: March 25, 2019)

Spring 2019

 $290$ 4 0 8 4 何 ト 4 三  $\mathbf{E} = \mathbf{E}$ 

These slides contain/adapt materials developed by

In Sukumar Jairam et al. (2008). "Clock gating for power optimization in ASIC design cycle theory & practice.". In: *Proc. ISLPED*, pp. 307–308



- C and A are intertwined
- $P = V^2$  X f x  $C_{\text{effective}}$
- ILP + Frequency increase => Power problem!!
- Factors affecting A:
	- Complexity of the processor
	- Exploitation of parallelism
	- Bit-width of its structures etc.
	- Optimized at the architectural and microarchitectural level
	- Can be changed by run-time optimizations
- Factors affecting C:
	- Size of a processor's structure
	- Organization to exploit locality
	- Manipulated at the circuit and process technology level
	- Determined at fixed design time



# On Switching Activity

- **Idle-Unit switching activity:**
	- Triggered by clock transitions in unused portions of hardware.
- **Idle –width switching activity :**
	- Mismatch in the implemented and the actual width of processor structures.
- **Idle-capacity switching activity :**
	- When a program does not use the provided hardware architectures in their entirety.

イロメイ部メイ君メイ君メ

- **Parallel switching activity:**
	- Activity expended in parallel for performance
- **Cacheable switching activity:**
	- Repetitive switching activity, convert computing activity to cache lookups
- **Speculative switching activity:**
	- Speculatively executing incorrect instructions is wasted activity
- **Value- dependent switching activity:**
	- Power consumed depends on the actual data values.

4 / 15



**CALLED** 

- · System level gating: Turn off entire block disabling all functionality.
- . Conditions for disabling identified by the designer





- . System level gating: Turn off entire block disabling all functionality.
- . Conditions for disabling identified by the designer



- Suspend clocks selectively
- . No change to functionality
- · Specific to circuit structure
- Possible to automate gating at **RTL or gate-level**



- Clock network power consists of
	- Clock Tree Buffer Power
	- Clock Tree dynamic power due to wires
	- CLK->Q sequential internal power
- Leaf-levels drive the highest capacitance in the tree
- $\cdot$  ~80% of the clock network dynamic power is consumed by the leaf driver stage
	- The clock pins of registers are considered as loads
	- $-$  Leaf cap = wire cap + (constant) pin cap
	- Good clustering during synthesis reduces wirecap
- Effective clock gating isolates this leaf level buffers and cap, providing large dynamic power savings
- Larger savings with CGs higher up in the tree
	- $-$  A trade-off with timing

Clock network consumes 30-50% of the total dynamic power of the chip









#### Background: Superscaler

#### SuperScaler – Dynamic multiple-issue processors

Use hardware at run-time to dynamically decide which instructions to issue and execute simultaneously

- Instruction-fetch and issue fetch instructions, decode them, and issue them to a FU to await execution
- $\triangleright$  Defines the Instruction lookahead capability fetch, decode and issue instructions beyond the current instruction
- Instruction-execution  $-$  as soon as the source operands and the FU are ready, the result can be calculated
- Defines the processor lookahead capability complete execution of issued instructions beyond the current instruction

イロトス部 トスミドスミド

Instruction-commit – when it is safe to, write back results to the RegFile or D\$ (i.e., change the machine state)

### Background: In-Order v.s. Out-of-Order



 $F$   $F$ 

 $299$ 

# Switching Activity – Circuit Level<sup>1</sup>

 $\equiv$  $299$ 

<sup>1</sup>Hai Li et al. (2004). "DCG: deterministic clock-gating for low-power microprocessor design". In: *IEEE TVLSI* 12.3, pp. 245–254. イロト イ団 トイミト イモト

#### Background: Instruction Fields

**MIPS fields are given names to make them easier to refer to**



op 6-bits, opcode that specifies the operation

rs 5-bits, register file address of the first source operand

rt 5-bits, register file address of the second source operand

rd 5-bits, register file address of the result's destination

shamt 5-bits, shift amount (for shift instructions)

funct 6-bits, function code augmenting the opcode

Switching Activity –  $Core<sup>2</sup>$ 

<sup>&</sup>lt;sup>2</sup>David Brooks and Margaret Martonosi (1999). "Dynamically exploiting narrow width operands to improve processor power and performance". In: *Proc. HPCA*, pp. 13–22. **K ロ ▶ K @ ▶ K 할 > K 할 > → 할 → 9 Q @** 

# Background: Memory System



(Relative) size of the memory at each level



# Background: Direct Mapping

**Cache**







# Background: Direct Mapping





#### <span id="page-17-0"></span>Background: Set Associative Mapping



E

 $299$ 

14 / 15

<span id="page-18-0"></span>Switching Activity – Cache $3$ 



<sup>3</sup>David H. Albonesi (1999). "Selective cache ways: On-demand cache resource allocation". [In:](#page-17-0) *[Pr](#page-18-0)[oc](#page-17-0)[. MIC](#page-18-0)[RO](#page-0-0)*[, p](#page-18-0)[p. 2](#page-0-0)[48–](#page-18-0)[25](#page-0-0)[9.](#page-18-0)  $QQ$