Dealing with IC Manufacturability in Extreme Scaling
(Embedded Tutorial paper) *

Bei Yu Jhih-Rong Gao Duo Ding Yongchan Ban Jae-seok Yang
Kun Yuan Minsik Cho David Z. Pan

Department of Electrical and Computer Engineering, Univ. of Texas at Austin, Austin, TX 78712
Contact: dpan@ece.utexas.edu

Abstract

As the CMOS feature enters the era of extreme scaling (14nm, 11nm and beyond), manufacturability challenges are exacerbated. The nanopatterning through the 193nm lithography is being pushed to its limit, through double/triple or more general multiple patterning, while non-conventional lithography technologies such as extreme ultra-violet (EUV), e-beam direct-write (EBDW), and so on, still have grand challenges to be solved for their adoption into IC volume production. This tutorial will provide an overview of key overarching issues in nanometer IC design for manufacturability (DFM) with these emerging lithography technologies, from modeling, mask synthesis, to physical design and beyond.

1. Introduction

As the feature size of semiconductor technology scales to 14nm, 11nm, and 1× nm, the industry is greatly challenged in terms of manufacturability. To deal with the IC manufacturability in extreme scaling, new lithographic technologies are adopted or under research/development, including double/multiple patterning lithography (DPL/MPL), EUV, e-bream direct-write (EBDW), directed self-assembly (DSA), and so on. While other manufacturing issues such as chemical mechanical polishing (CMP), random defects, redundant vias all play important roles in nanometer IC manufacturability, lithographic limitation is still the fundamental bottleneck. On one hand, the industry is still using the 193nm lithography to print feature size one tenth of the wavelength (e.g., 22nm and14nm), using double/triple patterning. On the other hand, there are tremendous challenges yet to be resolved in EUV (light source, etc.), EBDW (throughput) and so on. In this tutorial, we will give an overview of various key design and process integration issues, from modeling, mask synthesis, to physical design and beyond.

2. Modeling Issues

With extreme scaling, line-edge roughness (LER) becomes a fundamental limitation. While LER is mostly believed to be a purely random process, it has been shown that the image log-slope (ILS) can be added into LER modeling to consider proximity effects such as pitch spacing [1]. That is to say, there is certain layout-dependent component in LER. It would be interesting to see how LER modeling can be extended for the extreme scaling, e.g., in EUV, EBDW and DSA.

* This work is supported in part by NSF, NSFC, SRC, IBM, and Oracle.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.
IEEE/ACM International Conference on Computer-Aided Design (ICCAD) 2012, November 5-8, 2012, San Jose, California, USA
Copyright © 2012 ACM 978-1-4503-1573-9/12/11... $15.00

With the adoption of multiple patterning lithography, how to model the overlay errors for both front end and back end is important. Some works [2–4] discussed the overlay for DPL. It would be interesting to study the overlay modeling for the general MPL.

Hotspot detection plays an essential role in bridging the wide gap between modeling and process-aware physical design tool. In recent years, there have been a lot of hotspot detection works incorporating machine learning and pattern matching [5–10]. How to effectively combine various techniques is still an open problem, for double/multiple patterning lithography with overlay and stitch consideration.

3. Mask Synthesis Issues

Layout decomposition is a fundamental mask synthesis problem for DPL/MPL, which decomposes the original layout into two or multiple masks, subject to minimum spacing constraints and other objectives such as stitch minimization, density balancing, and overlay mitigation. Many papers have been published to address the litho-etch-litho-etch (LELE) type DPL decomposition problem, e.g., [11–16]. To mitigate the overlay-induced timing variations of LELE, overlay compensation scheme with intelligent color-interleaving was proposed in [13]. There are some works on triple patterning lithography (TPL) layout decomposition, which turns out to be a more difficult problem due to huge solution space [17, 18]. Recently, [19–22] proposed several algorithms for the self-aligned double patterning (SADP) type DPL decomposition problem. SADP layout decomposition for 1-D layout is straightforward, but it is not as intuitive for 2D layouts, due to the SADP process. For design-intent aware mask synthesis. it needs close interaction with design knowledge.

4. Physical Design Issues

As the upstream physical design (such as placement and routing) directly determines the physical layout, which to large extend affects the overall IC manufacturability and printability, physical design shall be a key step to deal with nanometer IC manufacturability with more flexibility. The standard cell design and placement should consider the manufacturing issues [23–25] or placement composability such as DPL [26, 27]. At the placement stage, [28, 29] proposed detailed placement algorithms considering the manufacturability issues. At the routing stage, several studies considered the DPL aware routing together with layout decomposition [15, 30–34] and recently there are studies on triple patterning aware routing [35, 36]. For SADP, the decomposition is not as intuitive. There are some studies on the correct-by-construction SADP friendly routing, e.g., [37, 38]. As the feature size becomes even smaller, it is possible that triple, quadruple or even more aggressive multiple patterning with both LELE-type and self-aligned will be used. This will call for new physical design tools and methodologies.

5. Other Issues

EBDW is a promising maskless lithography technology due to its high resolution and low cost. However the key limitation for EBDW is its low throughput. To overcome this limitation, character projection (CP) has been proposed, where some complex and common shapes are prepared in a stencil. Because of the area constraint of stencil, stencil and character planning shall be performed, and designs shall also take advantage of these characters [39–41].

Another issue for EBDW is temperature during writing, since successive heating in a small region may cause severe CD distortion. Subfield scheduling that reorders the sequence of the writing process is necessary to avoid neighboring subfield writing, and therefore reduce the temperature [42, 43].

For EUV, some key issues related with DFM are the flare effect and the blank defect. Flare is a multi-scale effect which can be mitigated at the levels of both mask synthesis and physical synthesis. There are some studies to model and mitigate flare effects, e.g., [44, 45]. To alleviate the EUV blank defect, several techniques, such as pattern relocation [46] and reticle floorplanning [47] are proposed.

In the longer term, complementary lithography will keep pushing the lithography limit, as it allows two or more different lithography processes to work hand in hand to reach high quality layout patterns. One example is the hybrid lithography with EBDW and 193nm immersion processes [48, 49]. It would be interesting to study other hybrid lithography and corresponding design optimization, e.g., EBDW and DPL, EUV with DPL, and so on for the ultimate nano-patterning.

References

[1] Y. Ban and D. Pan, “Modeling of layout aware line-edge roughness and poly optimization for leakage minimization,” *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, vol. 1, no. 2, pp. 150 –159, june 2011.

[2] J.-S. Yang and D. Z. Pan, “Overlay aware interconnect and timing variation modeling for double patterning technology,” in *IEEE/ACM International Conference on Computer-Aided Design (ICCAD)*, 2008, pp. 488 –493.

[3] K. Jeong and A. B. Kahng, “Timing analysis and optimization implications of bimodal cd distribution in double patterning lithography,” in *IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC)*, 2009, pp. 486–491.

[4] R. S. Ghaida and P. Gupta, “Within-layer overlay impact for design in metal double patterning,” *IEEE Transactions on Semiconductor Manufacturing*, vol. 23, pp. 381–390, 2010.

[5] D. G. Drmanac, F. Liu, and L.-C. Wang, “Predicting variability in nanoscale lithography processes,” in *ACM/IEEE Design Automation Conference (DAC)*, 2009, pp. 545–550.

[6] D. Ding, A. J. Torres, F. G. Pikus, and D. Z. Pan, “High performance lithographic hotspot detection using hierarchically refined machine learning,” in *IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC)*, 2011, pp. 775–780.

[7] J.-Y. Wuu, F. G. Pikus, A. Torres, and M. Marek-Sadowska, “Rapid layout pattern classification,” in *IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC)*, 2011, pp. 781–786.

[8] D. Ding, B. Yu, J. Ghosh, and D. Z. Pan, “EPIC: Efficient prediction of ic manufacturing hotspots with a unified meta-classification formulation,” in *IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC)*, 2012, pp. 263–270.

[9] Y.-T. Yu, Y.-C. Chan, S. Sinha, I. H.-R. Jiang, and C. Chiang, “Accurate process-hotspot detection using critical design rule extraction,” in *ACM/IEEE Design Automation Conference (DAC)*, 2012, pp. 1167–1172.

[10] J. Guo, F. Yang, S. Sinha, C. Chiang, and X. Zeng, “Improved tangent space based distance metric for accurate lithographic hotspot classification,” in *ACM/IEEE Design Automation Conference (DAC)*, 2012, pp. 1173–1178.

[11] A. B. Kahng, C.-H. Park, X. Xu, and H. Yao, “Layout decomposition for double patterning lithography,” in *IEEE/ACM International Conference on Computer-Aided Design (ICCAD)*, 2008, pp. 465–472.

[12] K. Yuan, J.-S. Yang, and D. Z. Pan, “Double patterning layout decomposition for simultaneous conflict and stitch minimization,” in *ACM International Symposium on Physical Design (ISPD)*, 2009.

[13] J.-S. Yang, K. Lu, M. Cho, K. Yuan, and D. Z. Pan, “A new graph-theoretic, multi-objective layout decomposition framework for double patterning lithography,” in *IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC)*, 2010.

[14] Y. Xu and C. Chu, “A matching based decomposer for double patterning lithography,” in *ACM International Symposium on Physical Design (ISPD)*, 2010, pp. 121–126.

[15] S.-Y. Chen and Y.-W. Chang, “Native-conflict-aware wire perturbation for double patterning technology,” in *IEEE/ACM International Conference on Computer-Aided Design (ICCAD)*, 2010, pp. 556 –561.

[16] X. Tang and M. Cho, “Optimal layout decomposition for double patterning technology,” in *IEEE/ACM International Conference on Computer-Aided Design (ICCAD)*, 2011, pp. 9 – 13.

[17] B. Yu, K. Yuan, B. Zhang, D. Ding, and D. Z. Pan, “Layout decomposition for triple patterning lithography,” in *IEEE/ACM International Conference on Computer-Aided Design (ICCAD)*, 2011, pp. 1–8.

[18] S.-Y. Fang, W.-Y. Chen, and Y.-W. Chang, “A novel layout decomposition algorithm for triple patterning lithography,” in *ACM/IEEE Design Automation Conference (DAC)*, 2012.

[19] M. Mirsaeedi, J. A. Torres, and M. Anis, “Self-aligned double patterning (SADP) layout decomposition,” in *IEEE Proc. International Symposium on Quality Electronic Design (ISQED)*, 2011.

[20] Y. Ban, K. Lucas, and D. Pan, “Flexible 2d layout decomposition framework for spacer-type double pattering lithography,” in *ACM/IEEE Design Automation Conference (DAC)*, 2011, pp. 789–794.

[21] H. Zhang, Y. Du, M. D. F. Wong, and R. Topaloglu, “Self-aligned double patterning decomposition for overlay minimization and hot spot detection,” in *ACM/IEEE Design Automation Conference (DAC)*, 2011, pp. 71–76.

[22] Z. Xiao, Y. Du, H. Zhang, and M. D. Wong, “A polynomial time exact algorithm for self-aligned double patterning layout decomposition,” in *ACM International Symposium on Physical Design (ISPD)*, 2012, pp. 17–24.

[23] Y. Ban, S. Sundareswaran, and D. Z. Pan, “Total sensitivity based DFM optimization of standard library cells,” in *ACM International Symposium on Physical Design (ISPD)*, 2010.

[24] Y. Ban and D. Z. Pan, “Compact modeling and robust layout optimization for contacts in deep subwavelength lithography,” in *ACM/IEEE Design Automation Conference (DAC)*, 2010.

[25] E. Y. Chin, C. S. Levy, and A. R. Neureuther, “Variability aware timing models at the standard cell level,” in *Proc. of SPIE*, vol. 7641, 2010.

[26] L. Liebmann, D. Pietromonaco, and M. Graf, “Decomposition-aware standard cell design flows to enable double-patterning technology,” in *Proc. of SPIE*, 2011.

[27] Y. Ma, J. Sweis, C. Bencher, Y. Deng, H. Dai, H. Yoshida, B. Gisuthan, J. Kye, and H. J. Levinson, “Double patterning compliant logic design,” in *Proc. of SPIE*, 2011.

[28] S. Hu and J. Hu, “Pattern sensitive placement for manufacturability,” in *ACM International Symposium on Physical Design (ISPD)*, 2007, pp. 27–34.

[29] M. Gupta, K. Jeong, and A. B. Kahng, “Timing yield-aware color reassignment and detailed placement perturbation for bimodal cd distribution in double patterning lithography,” *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)*, vol. 29, no. 8, pp. 1229–1242, Aug. 2010.

[30] M. Cho, Y. Ban, and D. Z. Pan, "Double patterning technology friendly detailed routing," in *IEEE/ACM International Conference on Computer-Aided Design (ICCAD)*, 2008, pp. 506–511.

[31] C.-H. Hsu, Y.-W. Chang, and S. R. Nassif, "Simultaneous layout migration and decomposition for double patterning technology," in *IEEE/ACM International Conference on Computer-Aided Design (ICCAD)*, 2009, pp. 595–600.

[32] Y.-H. Lin and Y.-L. Li, "Double patterning lithography aware gridless detailed routing with innovative conflict graph," in *ACM/IEEE Design Automation Conference (DAC)*, 2010, pp. 398–403.

[33] K. Yuan and D. Z. Pan, "WISDOM: Wire spreading enhanced decomposition of masks in double patterning lithography," in *IEEE/ACM International Conference on Computer-Aided Design (ICCAD)*, 2010, pp. 32 –38.

[34] Y.-H. Lin, Y.-C. Ban, D. Z. Pan, and Y.-L. Li, "DOPPLER: DPL-aware and OPC-friendly gridless detailed routing with mask density balancing," in *IEEE/ACM International Conference on Computer-Aided Design (ICCAD)*, 2011.

[35] Q. Ma, H. Zhang, and M. D. F. Wong, "Triple patterning aware routing and its comparison with double patterning aware routing in 14nm technology," in *ACM/IEEE Design Automation Conference (DAC)*, 2012, pp. 591–596.

[36] Y.-H. Lin, B. Yu, D. Z. Pan, and Y.-L. Li, "TRIAD: A triple patterning lithography aware detailed router," in *IEEE/ACM International Conference on Computer-Aided Design (ICCAD)*, 2012.

[37] M. Mirsaeedi, J. A. Torres, and M. Anis, "Self-aligned double patterning (SADP) friendly detailed routing," in *Proc. of SPIE*, vol. 7974, 2010.

[38] J.-R. Gao and D. Z. Pan, "Flexible self-aligned double patterning aware detailed routing with prescribed layout planning," in *ACM International Symposium on Physical Design (ISPD)*, 2012, pp. 25–32.

[39] P. Du, W. Zhao, S.-H. Weng, C.-K. Cheng, and R. Graham, "Character design and stamp algorithms for character projection electron-beam lithography," in *IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC)*, 2012.

[40] K. Yuan and D. Pan, "E-Beam lithography throughput improvement with stencil planning and optimization," in *ACM International Symposium on Physical Design (ISPD)*, 2011.

[41] K. Yuan, B. Yu, and D. Z. Pan, "E-Beam lithography stencil planning and optimization with overlapped characters," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)*, vol. 31, no. 2, pp. 167–179, Feb. 2012.

[42] S. Babin, A. B. Kahng, I. I. Mandoiu, and S. Muddu, "Subfield scheduling for throughput maximization in electron-beam photomask fabrication," in *Proc. of SPIE*, 2003.

[43] S.-Y. Fang, W.-Y. Chen, and Y.-W. Chang, "Graph-based subfield scheduling for electron-beam photomask fabrication," in *ACM International Symposium on Physical Design (ISPD)*, 2012, pp. 9–16.

[44] Y. Arisawa, H. Aoyama, T. Uno, and T. Tanaka, "EUV flare correction for the half-pitch 22nm node," in *Proc. of SPIE*, vol. 7636, 2010.

[45] S.-Y. Fang and Y.-W. Chang, "Simultaneous flare level and flare variation minimization with dummification in EUVL," in *ACM/IEEE Design Automation Conference (DAC)*, 2012, pp. 1179–1184.

[46] H. Zhang, Y. Du, M. D.F.Wong, and R. O. Tapalaglu, "Efficient pattern relocation for EUV blank defect mitigation," in *IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC)*, 2012.

[47] A. A. Kagalwalla, P. Gupta, D.-H. Hur, and C.-H. Park, "Defect-aware reticle floorplanning for EUV masks," in *Proc. of SPIE*, vol. 7479, 2011.

[48] D. K. Lam, E. D. Liu, M. C. Smayling, and T. Prescop, "E-beam to complement optical lithography for 1d layouts," in *Proc. of SPIE*, vol. 7970, 2011.

[49] Y. Du, H. Zhang, M. D. Wong, and K.-Y. Chao, "Hybrid lithography optimization with E-Beam and immersion processes for 16nm 1D gridded design," in *IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC)*, 2012.