



# CENG 5030

## Energy Efficient Computing

### Lecture 04: Accurate Speedup I

**Bei Yu**

(Latest update: February 1, 2021)

Spring 2021



## These slides contain/adapt materials developed by

- ▶ Minsik Cho and Daniel Brand (2017). “MEC: memory-efficient convolution for deep neural network”. In: *Proc. ICML*
- ▶ Asit K. Mishra et al. (2017). “Fine-grained accelerators for sparse machine learning workloads”. In: *Proc. ASPDAC*, pp. 635–640
- ▶ Jongsoo Park et al. (2017). “Faster CNNs with direct sparse convolutions and guided pruning”. In: *Proc. ICLR*
- ▶ UC Berkeley EE290: “Hardware for Machine Learning”  
<https://inst.eecs.berkeley.edu/~ee290-2/sp20/>

# Overview



Convolution 101

GEMM

Sparse Convolution

Direct Convolution

# Overview




Convolution 101

GEMM

Sparse Convolution

Direct Convolution


# 2D-Convolution



**H:** Height of Input Activation  
**W:** Width of Input Activation  
**R:** Height of Weight  
**S:** Width of Weight  
**P:** Height of Output Activation  
**Q:** Width of Output Activation

$$A = a * 1 + b * 2 + c * 3 \\ + f * 4 + g * 5 + h * 6 \\ + k * 7 + l * 8 + m * 9$$

# 2D-Convolution



**H:** Height of Input Activation  
**W:** Width of Input Activation  
**R:** Height of Weight  
**S:** Width of Weight  
**P:** Height of Output Activation  
**Q:** Width of Output Activation  
**stride:** # of rows/columns traversed per step

# 2D-Convolution



Input  
Activation

	a	b	c	d	e
	f	g	h	i	j
H	k	l	m	n	o
	p	q	r	s	t
	u	v	w	x	y
					W



Weight

	1	2	3
	4	5	6
R	7	8	9
			S




Output  
Activation

	A	B	C
	D	E	F
P	G	H	I
			Q

**H**: Height of Input Activation  
**W**: Width of Input Activation  
**R**: Height of Weight  
**S**: Width of Weight  
**P**: Height of Output Activation  
**Q**: Width of Output Activation  
**stride**: # of rows/columns traversed per step

# 2D-Convolution




**H:** Height of Input Activation  
**W:** Width of Input Activation  
**R:** Height of Weight  
**S:** Width of Weight  
**P:** Height of Output Activation  
**Q:** Width of Output Activation  
**stride:** # of rows/columns traversed per step

$$l = m * 1 + n * 2 + o * 3 \\ + r * 4 + s * 5 + t * 6 \\ + w * 7 + x * 8 + y * 9$$



# 2D-Convolution





**H:** Height of Input Activation  
**W:** Width of Input Activation  
**R:** Height of Weight  
**S:** Width of Weight  
**P:** Height of Output Activation  
**Q:** Width of Output Activation  
**stride:** # of rows/columns traversed per step

$$P = \frac{(H - R)}{stride} + 1$$

$$Q = \frac{(W - S)}{stride} + 1$$

# 2D-Convolution




$$P = \frac{(H - R + 2 * pad)}{stride} + 1$$

$$Q = \frac{(W - S + 2 * pad)}{stride} + 1$$


**H:** Height of Input Activation  
**W:** Width of Input Activation  
**R:** Height of Weight  
**S:** Width of Weight  
**P:** Height of Output Activation  
**Q:** Width of Output Activation  
**stride:** # of rows/columns traversed per step  
**padding:** # of zero rows/columns added

# 3D-Convolution



**H:** Height of Input Activation  
**W:** Width of Input Activation  
**R:** Height of Weight  
**S:** Width of Weight  
**P:** Height of Output Activation  
**Q:** Width of Output Activation  
**stride:** # of rows/columns traversed per step  
**padding:** # of zero rows/columns added  
**C:** # of Input Channels


# 3D-Convolution



**H:** Height of Input Activation  
**W:** Width of Input Activation  
**R:** Height of Weight  
**S:** Width of Weight  
**P:** Height of Output Activation  
**Q:** Width of Output Activation  
**stride:** # of rows/columns traversed per step  
**padding:** # of zero rows/columns added

**C:** # of Input Channels  
**K:** # of Output Channels


# 3D-Convolution



**H:** Height of Input Activation  
**W:** Width of Input Activation  
**R:** Height of Weight  
**S:** Width of Weight  
**P:** Height of Output Activation  
**Q:** Width of Output Activation  
**stride:** # of rows/columns traversed per step  
**padding:** # of zero rows/columns added

**C:** # of Input Channels  
**K:** # of Output Channels  
**N:** Batch size


# Convolution 101



Direct convolution: No extra memory overhead

- ▶ Low performance
- ▶ Poor memory access pattern due to geometry-specific constraint
- ▶ Relatively short dot product

# Background: Memory System



- ▶ **Spatial** locality
- ▶ **Temporal** Locality

# Overview



Convolution 101


**GEMM**

Sparse Convolution

Direct Convolution




# Im2col (Image2Column) Convolution



- ▶ Large extra memory overhead
- ▶ **Good** performance
- ▶ BLAS-friendly memory layout to enjoy SIMD/locality/parallelism
- ▶ Applicable for any convolution configuration on any platform

# Im2col (Image2Column) Convolution




- ▶ Transform convolution to **matrix multiplication**
- ▶ **Unified** calculation for both convolution and fully-connected layers




# Im2col (Image2Column): Another View

Image to column operation (im2col)


Slide the input image like a convolution but each patch become a column vector.




We can multiply this result matrix [12x9] with a kernel [1x12].  
result = kernel x matrix  
The result would be a row vector [1x9].  
We need another operation that will convert this row vector into a image [3x3].



We get true performance gain when the kernel has a large number of filters, ie: F=4 and/or you have a batch of images (N=4). Example for the input batch [4x4x3x4], convolved with 4 filters [2x2x3x2]. The only problem with this approach is the amount of memory



# SOTA 1: Memory-efficient Convolution




2

- ▶ Sub matrices in the lowered matrix will be “sgemm” ed in parallel
- ▶ Smaller memory foot print, cache locality, and explicit parallelism

<sup>2</sup>Minsik Cho and Daniel Brand (2017). “MEC: memory-efficient convolution for deep neural network” in: *Proc. ICML*.




# SOTA 1: Memory-efficient Convolution



- ▶ Sub matrices in the lowered matrix will be “sgemm” ed in parallel
- ▶ Smaller memory foot print, cache locality, and explicit parallelism

<sup>2</sup>Minsik Cho and Daniel Brand (2017). “MEC: memory-efficient convolution for deep neural network” in: *Proc. ICML*.

# SOTA 1: Memory-efficient Convolution




- ▶ Sub matrices in the lowered matrix will be “sgemm” ed in parallel
- ▶ Smaller memory foot print, cache locality, and explicit parallelism

2

<sup>2</sup>Minsik Cho and Daniel Brand (2017). “MEC: memory-efficient convolution for deep neural network”. In: *Proc. ICML*.


# SOTA 1: Memory-efficient Convolution



- ▶ Sub matrices in the lowered matrix will be “sgemm” ed in parallel
- ▶ Smaller memory foot print, cache locality, and explicit parallelism

<sup>2</sup>Minsik Cho and Daniel Brand (2017). “MEC: memory-efficient convolution for deep neural network”. In: *Proc. ICML*.

# SOTA 1: Memory-efficient Convolution



- ▶ Sub matrices in the lowered matrix will be “sgemm” ed in parallel
- ▶ Smaller memory foot print, cache locality, and explicit parallelism

2


<sup>2</sup>Minsik Cho and Daniel Brand (2017). “MEC: memory-efficient convolution for deep neural network”. In: *Proc. ICML*.





# SOTA 1: Memory-efficient Convolution

Over  $2\times$  memory saving<sup>3</sup>:



<sup>3</sup>Minsik Cho and Daniel Brand (2017). "MEC: memory-efficient convolution for deep neural network". In: *Proc. ICML*.

# Overview



Convolution 101

GEMM


**Sparse Convolution**

Direct Convolution

# Sparse Convolution



- ▶ Our DNN may be **redundant**, and sometimes the filters may be **sparse**
- ▶ Sparsity can be helpful to **overcome over-fitting**



# Sparse Convolution: Naive Implementation 1



X			
0	0	3	0
7	0	0	0
0	0	4	8
6	5	3	0
2	0	0	1
0	0	0	8

\*

W
0
0
4
8

---

## Algorithm 1 Sparse Convolution Naive 1

---

- 1: **for all**  $w[i]$  **do**
  - 2:     **if**  $w[i] = 0$  **then**
  - 3:         Continue;
  - 4:     **end if**
  - 5:     output feature map  $Y \leftarrow X \times w[i]$ ;
  - 6: **end for**
-

# Sparse Convolution: Naive Implementation 1



$$\begin{array}{|c|c|c|c|} \hline & \text{X} & & \\ \hline 0 & 0 & 3 & 0 \\ \hline 7 & 0 & 0 & 0 \\ \hline 0 & 0 & 4 & 8 \\ \hline 6 & 5 & 3 & 0 \\ \hline 2 & 0 & 0 & 1 \\ \hline 0 & 0 & 0 & 8 \\ \hline \end{array} * \begin{array}{|c|} \hline \text{W} \\ \hline 0 \\ \hline 0 \\ \hline 4 \\ \hline 8 \\ \hline \end{array}$$

---

## Algorithm 2 Sparse Convolution Naive 1

---

- 1: **for all**  $w[i]$  **do**
  - 2:     **if**  $w[i] = 0$  **then**
  - 3:         Continue;
  - 4:     **end if**
  - 5:     output feature map  $Y \leftarrow X \times w[i]$ ;
  - 6: **end for**
- 

**BAD** implementation for Pipeline!

Instr. No.	Pipeline Stage						
1	IF	ID	EX	MEM	WB		
2		IF	ID	EX	MEM	WB	
3			IF	ID	EX	MEM	WB
4				IF	ID	EX	MEM
5					IF	ID	EX
Clock Cycle	1	2	3	4	5	6	7


# Sparse Matrix Representation




**A**

0	0	3	0
7	0	0	0
0	0	4	8
6	5	3	0
2	0	0	1
0	0	0	8

**A matrix example**




**Compressed Sparse Row (CSR)**



**Compressed Sparse Column (CSC)**

- ▶ **CSR**: Good for operation on **feature maps**
- ▶ **CSC**: Good for operation on **filters**
- ▶ We have **better control on filters**, thus usually CSC.



# Sparse Convolution: Naive Implementation 2



matrix \* sparse vector

$$\begin{array}{cccc} & X & & \\ 0 & 0 & 3 & 0 \\ 7 & 0 & 0 & 0 \\ 0 & 0 & 4 & 8 \\ 6 & 5 & 3 & 0 \\ 2 & 0 & 0 & 1 \\ 0 & 0 & 0 & 8 \end{array} * \begin{array}{c} w \\ 0 \\ 0 \\ 4 \\ 8 \end{array} = \begin{array}{c} Y \\ 12 \\ 0 \\ 16 \\ 12 \\ 0 \\ 0 \end{array}$$

$$\begin{array}{cccc} 0 & 0 & 3 & 0 \\ 7 & 0 & 0 & 0 \\ 0 & 0 & 4 & 8 \\ 6 & 5 & 3 & 0 \\ 2 & 0 & 0 & 1 \\ 0 & 0 & 0 & 8 \end{array} * \begin{array}{c} 0 \\ 0 \\ 4 \\ 8 \end{array} = \begin{array}{c} 12 \\ 0 \\ 80 \\ 12 \\ 8 \\ 64 \end{array}$$

- ▶ **BAD** implementation for Spatial Locality!
- ▶ **Poor** memory access patterns

# SOTA 2: Sparse Convolution




Figure 1: Conceptual view of the direct sparse convolution algorithm. Computation of output value at  $(y, x)$ th position of  $n$ th output channel is highlighted.

```

for each output channel n {
  for j in [W.rowptr[n], W.rowptr[n+1]] {
    off = W.colidx[j]; coeff = W.value[j]
    for (int y = 0; y < H_OUT; ++y) {
      for (int x = 0; x < W_OUT; ++x) {
        out[n][y][x] += coeff*in[off+f(0,y,x)]
      }
    }
  }
}

```

Figure 2: Sparse convolution pseudo code. Matrix  $\mathbf{W}$  has *compressed sparse row* (CSR) format, where  $\text{rowptr}[n]$  points to the first non-zero weight of  $n$ th output channel. For the  $j$ th non-zero weight at  $(n, c, r, s)$ ,  $\text{W.colidx}[j]$  contains the offset to  $(c, r, s)$ th element of tensor  $\text{in}$ , which is pre-computed by layout function as  $f(c, r, s)$ . If  $\text{in}$  has CHW format,  $f(c, r, s) = (cH_{in} + r)W_{in} + s$ . The “virtual” dense matrix is formed on-the-fly by shifting  $\text{in}$  by  $(0, y, x)$ .


<sup>4</sup>Jongsoo Park et al. (2017). “Faster CNNs with direct sparse convolutions and guided pruning”. In: *Proc. ICLR*.




# Discussion: Sparse-Sparse Convolution



- ▶ Sparsity is a desired property for computation acceleration. (cuSPARSE library, direct sparse convolution, etc.)
- ▶ Sometimes not only the **filters** but also the **input feature maps** are sparse.



# Discussion: Sparse-Sparse Convolution



- ▶ Efficient programming implementation required; (Improve pipeline efficiency)
- ▶ When  $\text{sparsity}(\text{input}) = 0.9$ ,  $\text{sparsity}(\text{weight}) = 0.8$ , more than  $10\times$  speedup;
- ▶ Some other issues:
  - ▶ How to be compatible with pooling layer?
  - ▶ Transform between dense & sparse formats

# Overview




Convolution 101

GEMM

Sparse Convolution


Direct Convolution

# Direct Convolution



```
for (n=0; n<N; n++) {  
  for (k=0; k<K; k++) {  
    for (p=0; p<P; p++) {  
      for (q=0; q<Q; q++) {  
        for (r=0; r<R; r++) {  
          for (s=0; s<S; s++) {  
            for (c=0; c<C; c++) {  
              h = p * stride - pad + r;  
              w = q * stride - pad + s;  
              OA[n][k][p][q] +=  
                IA[n][c][h][w]  
                * W[k][c][r][s];  
            }  
          }  
        }  
      }  
      OA[n][k][p][q] = Activation(OA[n][k][p][q]);  
    }  
  }  
}
```

# 1D Convolution Example




```
for (q=0; q<Q; q++){
  for (s=0; s<S; s++){
    OA[q] += IA[q+s] * W[s];
  }
}
```

**Output Stationary (OS)  
Dataflow**


```
for (s=0; s<S; s++){
  for (q=0; q<Q; q++){
    OA[q] += IA[q+s] * W[s];
  }
}
```

**Weight Stationary (WS)  
Dataflow**


# Buffer Access Pattern 1: Output Stationary




```
for (q=0; q<Q; q++){ // Q =9
  for (s=0; s<S; s++){ // S=4
    OA[q] += IA[q+s] * W[s];
  }
}
```



# Output Stationary in 3D Convolution Scenario




# Output Stationary in 3D Convolution Scenario







# Output Stationary in 3D Convolution Scenario






# Output Stationary in 3D Convolution Scenario




# Buffer Access Pattern 2: Weight Stationary




```
for (s=0; s<S; s++) { // S=4
  for (q=0; q<Q; q++) { // Q=9
    OA[q] += IA[q+s] * W[s];
  }
}
```




# Weight Stationary in 3D Convolution Scenario



# Weight Stationary in 3D Convolution Scenario




# Weight Stationary in 3D Convolution Scenario





- ▶ Defines the execution **order** of the DNN operations in **hardware**
  - ▶ Computation Order
  - ▶ Data Movement Order
- ▶ Loop nest is a compact way to describe the execution order, i.e., dataflow, supported in hardware.
  - ▶ *for*: temporal for, describes the temporal execution order
  - ▶ *spatial\_for*: describes parallel execution

# Weight Stationary Dataflow




- What we had before:

```
for (n=0; n<N; n++) {
  for (k=0; k<K; k++) {
    for (p=0; p<P; p++) {
      for (q=0; q<Q; q++) {
        OA[n][k][p][q] = 0;
        for (r=0; r<R; r++) {
          for (s=0; s<S; s++) {
            for (c=0; c<C; c++) {
              h = p * stride - pad + r;
              w = q * stride - pad + s;
              OA[n][k][p][q] +=
                IA[n][c][h][w]
                  * W[k][c][r][s];
            }
          }
        }
      }
    }
  }
}
```




# Weight Stationary Dataflow



- Change temporal ordering

```
for (n=0; n<N; n++) {  
  for (r=0; r<R; r++) {  
    for (s=0; s<S; s++) {  
      for (c=0; c<C; c++) {  
        float curr_w = W[r][s][c][k];  
        for (p=0; p<P; p++) {  
          for (q=0; q<Q; q++) {  
            h = p * stride - pad + r;  
            w = q * stride - pad + s;  
            OA[n][k][p][q] +=  
              IA[n][c][h][w]  
              * curr_w;  
          }  
        }  
      }  
    }  
  }  
}
```


# Weight Stationary Dataflow



- Apply spatial parallelism

```
for (n=0; n<N; n++) {
  for (r=0; r<R; r++) {
    for (s=0; s<S; s++) {
      spatial_for (c=0; c<C; c++) {
        spatial_for (k=0; k<K; k++) {
          float curr_w = W[r][s][c][k];
          for (p=0; p<P; p++) {
            for (q=0; q<Q; q++) {
              h = p * stride - pad + r;
              w = q * stride - pad + s;
              OA[n][k][p][q] +=
                IA[n][c][h][w]
                  * curr_w;
            }
          }
        }
      }
    }
  }
}
```

# Weight Stationary Dataflow



- Apply temporal tiling

```
for (n=0; n<N; n++) {
  for (r=0; r<R; r++) {
    for (s=0; s<S; s++) {
      for (c_t=0; c_t<C/16; c_t++) {
        for (k_t=0; k_t<K/64; k_t++) {
          spatial_for (c_s=0; c_s<16; c_s++) {
            spatial_for (k_s=0; k_s<64; k_s++) {
              int curr_c = c_t * 16 + c_s;
              int curr_k = k_t * 64 + k_s;
              float curr_w = W[r][s][curr_c][curr_k];
              for (p=0; p<P; p++) {
                for (q=0; q<Q; q++) {
                  h = p * stride - pad + r;
                  w = q * stride - pad + s;
                  OA[n][curr_k][p][q] +=
                    IA[n][curr_c][h][w]
                    * curr_w;
                }
              }
            }
          }
        }
      }
    }
  }
}
```