

# CENG 3420 Midterm (2017 Spring)

Name: \_\_\_\_\_

ID: \_\_\_\_\_

**Q1 (20%)** Check or fill the correct answer:

1. Decimal value of  $36_8$  is \_\_\_\_\_.
2. Drive strength of a gate can be increased by reducing \_\_\_\_\_.
3. Name 3 instructions that can do branch \_\_\_\_\_, \_\_\_\_\_ and \_\_\_\_\_.
4. MIPS stack address grows from \_\_\_\_\_ to \_\_\_\_\_. (fill low or high)
5. As one of the evaluation metrics of computer, throughput is defined by \_\_\_\_\_.
6. A flip-flop is level-sensitive/edge-triggered.
7. Remaindor of dividing 1001011 by 1001 is \_\_\_\_\_.

**Q2 (20%)** Consider two different machines, with two different instruction sets, both of which have a clock rate of 200 MHz. The following measurements are recorded on the two machines running a given set of benchmark programs:

Table 1: Machine A

Instruction Type	Instructions Count	CPI
Arithmetic and logic	8	1
Load and store	4	3
Branch1	2	4
Others	4	3

Table 2: Machine B

Instruction Type	Instructions Count	CPI
Arithmetic and logic	10	1
Load and store	8	2
Branch1	2	4
Others	4	3

1. **(16%)** Determine the effective CPI, MIPS <sup>1</sup> rate, and execution time for each machine.
2. **(4%)** Comment on the results above.

**Q3 (20%)** Answer the following questions about logic gates.

1. **(8%)** Draw schematic view of NAND and NOR gates.
2. **(8%)** Considering a single bit half-adder<sup>2</sup>. Write the logic expressions of sum ( $S$ ) and carry ( $C$ ) with respect to two inputs  $A$  and  $B$  if only NAND, NOR and NOT operations are allowed.

---

<sup>1</sup>millions of instructions per second

<sup>2</sup>Without carry input

3. (4%) Based on 1 and 2, how many transistors are required to implement one-bit half adder?


**Q4 (20%)** Answer the following questions about mips processor:

- (10%) Elaborate five stages of load instruction in pipeline design.
- (15%) Describe all possible hazards in pipeline design.
- (5%) List all the data hazards of following instructions.

```
lw    $t0, 0($a0)
add   $t0, $t0, 1
sw    $t0, 0($a0)
add   $a0, $a0, 4
```

**Q5 (20%)** Short answer questions. Please fill in the blanks.

- In MIPS structure, by default after one instruction, PC is increased by \_\_\_.
- For an R-type instruction in MIPS, the `op` field is \_\_\_ bits, while the `rs` field is \_\_\_ bits.
- For a J-type instruction in MIPS, the new PC is determined by the lower \_\_\_ bits of the fetched instruction.



4. Based on the above datapath, finish the blanks in the following table. Here `lwd` is a new instruction. `lwd $rd, $rt($rs)` sets register `$rd` to the value at `Mem[$rs + $rt]`.

	RegDst	ALUSrc	MemReg	RegWr	MemRd	MemWr
<code>lw</code>	0		1		1	0
<code>sw</code>	X		X		0	1
<code>beq</code>	X		X		0	0
<code>lwd</code>	1		1			