CENG 3420
Computer Organization and Design

Lecture 06: MIPS Processor - I

Bei Yu

香港中文大學
The Chinese University of Hong Kong

The Processor: Datapath & Control

❑ We're ready to look at an implementation of the MIPS
❑ Simplified to contain only:
  ● memory-reference instructions: `lw, sw`
  ● arithmetic-logical instructions: `add, addu, sub, subu, and, or, xor, nor, slt, sltu`
  ● arithmetic-logical immediate instructions: `addi, addiu, andi, ori, xori, slti, sltiu`
  ● control flow instructions: `beq, j`
❑ Generic implementation:
  ● use the program counter (PC) to supply the instruction address and fetch the instruction from memory (and update the PC)
  ● decode the instruction (and read registers)
  ● execute the instruction

Fetch
PC = PC+4

Exec   Decode

Abstract Implementation View

❑ Two types of functional units:
- elements that operate on data values (combinational)
- elements that contain state (sequential)

❑ Single cycle operation

❑ Split memory (Harvard) model - one memory for instructions and one for data

Clocking Methodologies

❑ Clocking methodology defines when signals can be read and when they can be written

falling (negative) edge

clock cycle

rising (positive) edge

clock rate = 1/(clock cycle)
  e.g., 10 nsec clock cycle = 100 MHz clock rate
    1 nsec clock cycle = 1 GHz clock rate

❑ State element design choices

- level sensitive latch
- master-slave and edge-triggered flipflops

Review:Latches vs Flipflops

❑ Output is equal to the stored value inside the element

❑ Change of state (value) is based on the clock

- Latches: output changes whenever the inputs change and the clock is asserted (level sensitive methodology)

  - Two-sided timing constraint

- Flip-flop: output changes only on a clock edge (edge-triggered methodology)

  - One-sided timing constraint

A clocking methodology defines when signals can be read and written – would NOT want to read a signal at the same time it was being written

Our Implementation

❑ An edge-triggered methodology

❑ Typical execution
  - read contents of some state elements
  - send values through some combinational logic
 - write results to one or more state elements

one clock cycle

❑ Assumes state elements are written on every clock cycle; if not, need explicit write control signal
  - write occurs only when both the write control is asserted and the clock edge occurs

Fetching Instructions

❑ Fetching instructions involves

- reading the instruction from the Instruction Memory
- updating the PC value to be the address of the next (sequential) instruction

clock

Fetch
PC = PC+4

Exec   Decode

Add

4

Instruction
Memory

PC   Read
Address   Instruction

- PC is updated every clock cycle, so it does not need an explicit write control signal

- Instruction Memory is read every clock cycle, so it doesn't need an explicit read control signal

Decoding Instructions

❑ Decoding instructions involves

● sending the fetched instruction's opcode and function field bits to the control unit

Fetch
PC = PC+4

Exec   Decode

Control Unit

Instruction

Read Addr 1

Register
Read Addr 2
File
Write Addr

Write Data

Read Data 1

Read Data 2

● reading two values from the Register File

- Register File addresses are contained in the instruction

Reading Registers "Just in Case"

❑ Note that both RegFile read ports are active for all instructions during the Decode cycle using the rs and rt instruction field addresses

- Since haven't decoded the instruction yet, don't know what the instruction is !
- *Just in case* the instruction uses values from the RegFile do "work ahead" by reading the two source operands

Which instructions *do* make use of the RegFile values?

❑ Also, all instructions (except `j`) use the ALU after reading the registers

Why? memory-reference? arithmetic? control flow?

Executing R Format Operations

❑ R format operations (`add, sub, slt, and, or`)

31		25	20	15	10	5	0
R-type:	op	rs	rt	rd	shamt	funct	

- perform operation (op and funct) on values in rs and rt
- store the result back into the Register File (into location rd)

RegWrite   ALU control

Fetch
PC = PC+4

Exec   Decode

Instruction

Read Addr 1
Register Read Data 1
Read Addr 2
File
Write Addr   Read Data 2
Write Data

ALU

overflow
zero

- Note that Register File is not written every cycle (e.g. `sw`), so we need an explicit write control signal for the Register File

Consider the `slt` Instruction

❑ Remember the R format instruction `slt`

```
slt $t0, $s0, $s1  # if $s0 < $s1
                   # then  $t0 = 1
                   # else  $t0 = 0
```

● Where does the 1 (or 0) come from to store into $t0 in the Register File at the end of the execute cycle?

Executing Load and Store Operations

❏ Load and store operations have to

```
         31        25      20      15                    0
I-Type:  |  op  |  rs  |  rt  |  address offset  |
```

- compute a memory address by adding the base register (in rs) to the 16-bit signed offset field in the instruction
  - base register was read from the Register File during decode
  - offset value in the low order 16 bits of the instruction must be sign extended to create a 32-bit signed value
- store value, read from the Register File during decode, must be written to the Data Memory
- load value, read from the Data Memory, must be stored in the Register File

Executing Load and Store Operations, con't

Executing Branch Operations

❑ Branch operations have to

```
 31          25      20      15                    0
```

I-Type: | op | rs | rt | address offset |

- compare the operands read from the Register File during decode (rs and rt values) for equality (`zero` ALU output)

- compute the branch target address by adding the updated PC to the sign extended16-bit signed offset field in the instruction

  - "base register" is the updated PC

  - offset value in the low order 16 bits of the instruction must be sign extended to create a 32-bit signed value and then shifted left 2 bits to turn it into a word address

Executing Branch Operations, con't

Executing Jump Operations

❑ Jump operations have to

```
     31          25                              0
J-Type: | op  |        jump target address        |
```

● replace the lower 28 bits of the PC with the lower 26 bits of the fetched instruction shifted left by 2 bits

Creating a Single Datapath from the Parts

❑ Assemble the datapath elements, add control lines as needed, and design the control path

❑ Fetch, decode and execute each instructions in one clock cycle – single cycle design

- ● no datapath resource can be used more than once per instruction, so some must be duplicated (e.g., why we have a separate Instruction Memory and Data Memory)

- ● to share datapath elements between two different instruction classes will need multiplexors at the input of the shared elements with control lines to do the selection

❑ Cycle time is determined by length of the longest path

Fetch, R, and Memory Access Portions

Multiplexor Insertion

Clock Distribution

System Clock

clock cycle

RegWrite

MemWrite

ALUSrc   ALU control

MemtoReg

Add

4

ovf

zero

Instruction Memory

Read Addr 1

Register Read Data 1

Read Addr 2

File

PC

Read Address   Instruction

Write Addr

Write Data

Read Data 2

ALU

Address

Data Memory Read Data

Write Data

MemRead

Sign Extend

16   32

Adding the Branch Portion

Our Simple Control Structure

❑ We wait for everything to settle down

- ● ALU might not produce "right answer" right away
- ● Memory and RegFile reads are combinational (as are ALU, adders, muxes, shifter, signextender)
- ● Use write signals along with the clock edge to determine when to write to the sequential elements (to the PC, to the Register File and to the Data Memory)

❑ The clock cycle time is determined by the logic delay through the longest path

We are ignoring some details like register setup and hold times

Adding the Control

❑ Selecting the operations to perform (ALU, Register File and Memory read/write)

❑ Controlling the flow of data (multiplexor inputs)

❑ Information comes from the 32 bits of the instruction

❑ Observations

R-type:

31	25	20	15	10	5	0
op	rs	rt	rd	shamt	funct	

I-Type:

31	25	20	15		0
op	rs	rt	address offset		

- op field always in bits 31-26
- addr of two registers to be read are always specified by the rs and rt fields (bits 25-21 and 20-16)
- base register for lw and sw always in rs (bits 25-21)
- addr. of register to be written is in one of two places – in rt (bits 20-16) for lw; in rd (bits 15-11) for R-type instructions
- offset for beq, lw, and sw always in bits 15-0

(Almost) Complete Single Cycle Datapath

ALU Control

❑ ALU's operation based on instruction type and function code

ALU control input	Function
0000	and
0001	or
0010	xor
0011	nor
0110	add
1110	subtract
1111	set on less than

❑ Notice that we are using different encodings than in the book

ALU Control, Con't

❑ Controlling the ALU uses of multiple decoding levels
- main control unit generates the ALUOp bits
- ALU control unit generates ALUcontrol bits

Instr op	funct	ALUOp	action	ALUcontrol
lw	xxxxxx	00		
sw	xxxxxx	00		
beq	xxxxxx	01		
add	100000	10	add	0110
subt	100010	10	subtract	1110
and	100100	10	and	0000
or	100101	10	or	0001
xor	100110	10	xor	0010
nor	100111	10	nor	0011
slt	101010	10	slt	1111

ALU Control Truth Table

Our ALU m control input

| F5	F4	F3	F2	F1	F0	ALU Op_1	ALU Op_0	ALU $control_3$	ALU $control_2$	ALU $control_1$	ALU $control_0$
X	X	X	X	X	X	0	0	0	1	1	0
X	X	X	X	X	X	0	1	1	1	1	0
X	X	0	0	0	0	1	0	0	1	1	0
X	X	0	0	1	0	1	0	1	1	1	0
X	X	0	1	0	0	1	0	0	0	0	0
X	X	0	1	0	1	1	0	0	0	0	1
X	X	0	1	1	0	1	0	0	0	1	0
X	X	0	1	1	1	1	0	0	0	1	1
X	X	1	0	1	0	1	0	1	1	1	1

Add/subt   Mux control

❑ Four, 6-input truth tables

ALU Control Logic

❏ From the truth table can design the ALU Control logic

Instr[3]
Instr[2]
Instr[1]
Instr[0]
$ALUOp_1$
$ALUOp_0$

$ALUcontrol_3$

$ALUcontrol_2$

$ALUcontrol_1$

$ALUcontrol_0$

(Almost) Complete Datapath with Control Unit

R-type Instruction Data/Control Flow

Store Word Instruction Data/Control Flow

Load Word Instruction Data/Control Flow

Branch Instruction Data/Control Flow

Main Control Unit

Instr	RegDst	ALUSrc	MemReg	RegWr	MemRd	MemWr	Branch	ALUOp
R-type 000000	1	0	0	1	0	0	0	10
lw 100011	0	1	1	1	1	0	0	00
sw 101011	X	1	X	0	0	1	0	00
beq 000100	X	0	X	0	0	0	1	01

Control Unit Logic

❑ From the truth table can design the Main Control logic

Instr[31]
Instr[30]
Instr[29]
Instr[28]
Instr[27]
Instr[26]

R-type   `lw`   `sw`   `beq`

RegDst
ALUSrc
MemtoReg
RegWrite
MemRead
MemWrite
Branch
ALUOp$_1$
ALUOp$_0$

Review: Handling Jump Operations

❑ Jump operation have to
  ● replace the lower 28 bits of the PC with the lower 26 bits of the fetched instruction shifted left by 2 bits

31   0

J-Type: | **op** | **jump target address** |

Adding the Jump Operation

Instr[25-0]

Shift left 2

26   28   32

PC+4[31-28]

Add

4

Jump

ALUOp

Branch

Instr[31-26]

Shift left 2

Add

PCSrc

Control Unit

MemRead

MemtoReg

MemWrite

ALUSrc

RegWrite

RegDst

0

ovf

0

Instruction Memory

Read Address

Instr[31-0]

Instr[25-21]

Read Addr 1

Register File

Read Data 1

zero

Address

Data Memory

Read Data

Instr[20-16]

Read Addr 2

0

1

Write Addr

ALU

Write Data

Instr[15 -11]

Write Data

Read Data 2

0

1

PC

Instr[15-0]

16

Sign Extend

32

Instr[5-0]

ALU control

0

EX: Main Control Unit of j

Instr	RegDst	ALUSrc	MemReg	RegWr	MemRd	MemWr	Branch	ALUOp	Jump
R-type 000000	1	0	0	1	0	0	0	10	0
lw 100011	0	1	1	1	1	0	0	00	0
sw 101011	X	1	X	0	0	1	0	00	0
beq 000100	X	0	X	0	0	0	1	01	0
j 000010									1

Single Cycle Implementation Cycle Time

❑ Unfortunately, though simple, the single cycle approach is not used because it is very slow

❑ Clock cycle must have the same length for every instruction

❑ What is the longest path (slowest instruction)?

EX: Instruction Critical Paths

❑ Calculate cycle time assuming negligible delays (for muxes, control unit, sign extend, PC access, shift left 2, wires) except:

- Instruction and Data Memory (4 ns)

- ALU and adders (2 ns)

- Register File access (reads or writes) (1 ns)

Instr.	I Mem	Reg Rd	ALU Op	D Mem	Reg Wr	Total
R-type	4	1	2		1	8
load						
store						
beq						
jump						

Single Cycle Disadvantages & Advantages

❑ Uses the clock cycle inefficiently – the clock cycle must be timed to accommodate the slowest instr

- especially problematic for more complex instructions like floating point multiply

```
         ◄──────── Cycle 1 ────────►◄──────── Cycle 2 ────────►
Clk ____|‾‾‾‾‾‾‾|_____|‾‾‾‾‾‾‾|_____|‾

        |         lw          |          sw          |Waste|
```

❑ May be wasteful of area since some functional units (e.g., adders) must be duplicated since they can not be shared during a clock cycle

but

❑ It is simple and easy to understand